Benchmarking of advanced CD-SEMs at the 130nm CMOS technology node

被引:13
|
作者
Bunday, BD [1 ]
Bishop, M [1 ]
机构
[1] Int SEMATECH, Austin, TX 78741 USA
关键词
D O I
10.1117/12.473444
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The Advanced Metrology Advisory Group (AMAG) is a council composed of the chief CD-metrologists from the International SEMATECH consortium's Member Companies and from the National Institute of Standards (NIST). The AMAG wrote and, in 2000, updated the "Unified Advanced CD-SEM Specification for Sub-0.18um Technology (Version 2000)" [Deleporte, et a]., 20011 to be a living document which outlines the required performance of advanced CD-SEMs for vendor compliance to the International Technology Roadmap for Semiconductors [ITRS, 2001], and also conveys other Member companies' collective needs to vendors. Following this specification, a benchmarking effort of the four currently available advanced CD-SEMs has been performed. This paper presents the results of this effort. Previous studies under this same project have been published [Deleporte, 2000]. The AMAG Unified Specification includes sections outlining the test methodologies and wafer-target requirements for each parameter to be benchmarked, and, if applicable, prescribes a target specification compatible with the ITRS. Parameters to be considered include: Precision, Repeatability and Reproducibility Accuracy Charging and Contamination Pattern Recognition and Navigation Accuracy Throughput Instrumentation Outputs The exact results of this project have been communicated to the International SEMATECH Member Companies and to the relevant tool suppliers. While actual identity of the tools in question and the exact numerical results cannot be communicated outside of this group, this report serves as a platform to communicate the current general performance abilities of advanced CD-SEM tools to the CD-Metrology community at large through showing general ranges of the values of the results. Also included is a comparison of progress with respect to the ITRS.
引用
收藏
页码:102 / 115
页数:14
相关论文
共 50 条
  • [1] Results of benchmarking of advanced CD-SEMs at the 90-nm CMOS technology node
    Bunday, BD
    Bishop, M
    Allgair, JA
    [J]. METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XVIII, PTS 1 AND 2, 2004, 5375 : 151 - 172
  • [2] Specifications and methodologies for benchmarking of advanced CD-SEMs at the 90nm CMOS technology node and beyond
    Bunday, BD
    Bishop, M
    [J]. METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XVII, PTS 1 AND 2, 2003, 5038 : 1038 - 1052
  • [3] Accurate gate CD control for 130nm CMOS technology node
    Nagase, M
    Yokota, K
    Mituiki, A
    Tokashiki, K
    [J]. 2003 IEEE INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, CONFERENCE PROCEEDINGS, 2003, : 183 - 186
  • [4] Status of ArF lithography for the 130nm technology node
    Ronse, K
    Vandenberghe, G
    Jaenen, P
    Delvaux, C
    Vangoidsenhoven, D
    Van Roey, F
    Pollers, I
    Maenhoudt, M
    Goethals, AM
    Pollentier, I
    Vleeming, B
    Schenau, KV
    Heskamp, B
    Davies, G
    Finders, J
    Niroomand, A
    [J]. OPTICAL MICROLITHOGRAPHY XIII, PTS 1 AND 2, 2000, 4000 : 410 - 422
  • [5] A Cu interconnect process for the 130nm process technology node
    Moon, P
    Allen, C
    Anand, N
    Austin, D
    Bramblett, T
    Fradkin, M
    Fu, S
    Hussein, M
    Jeong, J
    Lo, C
    Ott, A
    Smith, P
    Rumaner, L
    [J]. ADVANCED METALLIZATION CONFERENCE 2001 (AMC 2001), 2001, : 39 - 41
  • [6] Benchmarking of advanced CD-SEMs against the new unified specification for sub-0.18 micrometer lithography
    Deleporte, AG
    Allgair, J
    Archie, C
    Banke, GW
    Postek, MT
    Schlesinger, J
    Vladár, AE
    Yanof, A
    [J]. METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XIV, 2000, 3998 : 12 - 27
  • [7] Design of Passive UHF RFID Tag in 130nm CMOS Technology
    Hong, Yang
    Chan, Chi Fat
    Guo, Jianping
    Ng, Yuen Sum
    Shi, Weiwei
    Leung, Lai Kan
    Leung, Ka Nang
    Choy, Chiu Sing
    Pun, Kong Pang
    [J]. 2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 1371 - 1374
  • [8] Low-Leakage ESD Structures in 130nm CMOS Technology
    Nagy, Lukas
    Chvala, Ales
    Stopjakova, Viera
    [J]. PROCEEDINGS OF THE 2020 30TH INTERNATIONAL CONFERENCE RADIOELEKTRONIKA (RADIOELEKTRONIKA), 2020, : 177 - 180
  • [9] Benchmarking of advanced CD-SEMs against the new unified specification for sub-0.18 micrometer lithography
    Deleporte, AG
    Allgair, J
    Archie, C
    Banke, GW
    Postek, MT
    Schlesinger, J
    Vladár, AE
    Yanof, A
    [J]. CHALLENGES IN PROCESS INTEGRATION AND DEVICE TECHNOLOGY, 2000, 4181 : 42 - 57
  • [10] Statistical characterization of hold time violations in 130nm CMOS technology
    Neuberger, Gustavo
    Kastensmidt, Femanda
    Reis, Ricardo
    Wirth, Gilson
    Brederlow, Ralf
    Pacha, Christian
    [J]. ESSCIRC 2006: PROCEEDINGS OF THE 32ND EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2006, : 114 - +