A low-cost input vector monitoring concurrent BIST Scheme

被引:0
|
作者
Voyiatzis, I. [1 ]
Efstathiou, C. [1 ]
Sgouropoulou, C. [1 ]
机构
[1] Technol Educ Inst Athens, Athens, Greece
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Input vector monitoring concurrent BIST schemes perform testing concurrently with the operation of the circuit. In this work a novel input vector monitoring concurrent BIST scheme is presented that compares favorably to previously proposed schemes with respect to the required hardware overhead.
引用
收藏
页码:179 / 180
页数:2
相关论文
共 50 条
  • [31] A Low-cost BIST Design Supporting Offline and Online Tests
    Ahmad Menbari
    Hadi Jahanirad
    Journal of Electronic Testing, 2022, 38 : 107 - 123
  • [32] A Low-Cost Output Response Analyzer Circuit for ADC BIST
    Ting, Hsin-Wen
    Chao, I-Jen
    Lien, Yu-Chang
    Chang, Soon-Jyh
    Liu, Bin-Da
    IEEE CIRCUITS AND SYSTEMS INTERNATIONAL CONFERENCE ON TESTING AND DIAGNOSIS, 2009, : 371 - 374
  • [33] Scalable Delay Fault BIST for Use with Low-Cost ATE
    Ilia Polian
    Bernd Becker
    Journal of Electronic Testing, 2004, 20 : 181 - 197
  • [34] A low-cost BIST architecture for linear histogram testing of ADCs
    Azaïs, F
    Bernard, S
    Bertrand, Y
    Renovell, M
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2001, 17 (02): : 139 - 147
  • [35] A low-cost concurrent TSV test architecture with lossless test output compression scheme
    Lee, Young-woo
    Lim, Hyunchan
    Seo, Sungyoul
    Cho, Keewon
    Kang, Sungho
    PLOS ONE, 2019, 14 (08):
  • [36] Low-cost monitoring of filters
    不详
    ZKG INTERNATIONAL, 2012, 65 (06): : 16 - 16
  • [37] Scheme improves on low-cost keyboard
    O' Hara, M
    EDN, 2003, 48 (24) : 94 - 94
  • [38] A Concurrent BIST Scheme for Read Only Memories
    Voyiatzis, I.
    Sgouropoulou, C.
    Efstathiou, C.
    2015 10TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS), 2015,
  • [39] A Low-Cost Programmable Memory BIST Design for Multiple Memory Instances
    Lin, Chung-Fu
    Huang, Chia-Fu
    Lu, De-Chung
    Hsu, Chih-Chiang
    Chiu, Wen-Tsung
    Chen, Yu-Wei
    Chang, Yeong-Jar
    2008 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2008, : 1047 - 1047
  • [40] A low-cost BIST based on histogram testing for analog to digital converters
    Kim, Kicheol
    Kim, Youbean
    Kim, Incheol
    Son, Hyeonuk
    Kang, Sungho
    IEICE TRANSACTIONS ON ELECTRONICS, 2008, E91C (04): : 670 - 672