A low-cost input vector monitoring concurrent BIST Scheme

被引：0

作者：

Voyiatzis, I. ^{[1
]}

Efstathiou, C. ^{[1
]}

Sgouropoulou, C. ^{[1
]}

机构：

[1] Technol Educ Inst Athens, Athens, Greece

来源：

PROCEEDINGS OF THE 2013 IEEE 19TH INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS) | 2013年

关键词：

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

Input vector monitoring concurrent BIST schemes perform testing concurrently with the operation of the circuit. In this work a novel input vector monitoring concurrent BIST scheme is presented that compares favorably to previously proposed schemes with respect to the required hardware overhead.

引用

页码：179 / 180

页数：2

共 50 条

[21] LI-BIST: A Low-Cost Self-Test Scheme for SoC Logic Cores and Interconnects
Krishna Sekar
Sujit Dey
Journal of Electronic Testing, 2003, 19 : 113 - 123
[22] FlowCover: Low-cost Flow Monitoring Scheme in Software Defined Networks
Su, Zhiyang
Wang, Ting
Xia, Yu
Hamdi, Mounir
2014 IEEE GLOBAL COMMUNICATIONS CONFERENCE (GLOBECOM 2014), 2014, : 1956 - 1961
[23] CONTINUOUS SIGNATURE MONITORING - LOW-COST CONCURRENT DETECTION OF PROCESSOR CONTROL ERRORS
WILKEN, K
SHEN, JP
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1990, 9 (06) : 629 - 641
[24] Exponent Monitoring for Low-Cost Concurrent Error Detection in FPU Control Logic
Maniatakos, Michail
Makris, Yiorgos
Kudva, Prabhakar
Fleischer, Bruce
2011 IEEE 29TH VLSI TEST SYMPOSIUM (VTS), 2011, : 235 - 240
[25] A Low-cost BIST Design Supporting Offline and Online Tests
Menbari, Ahmad
Jahanirad, Hadi
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2022, 38 (01): : 107 - 123
[26] A Low-Cost BIST Architecture for Linear Histogram Testing of ADCs
F. Azaïs
S. Bernard
Y. Bertrand
M. Renovell
Journal of Electronic Testing, 2001, 17 : 139 - 147
[27] Scalable delay fault BIST for use with low-cost ATE
Polian, I
Becker, B
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2004, 20 (02): : 181 - 197
[28] A low-cost DAC BIST structure using a resistor loop
Jang, Jaewon
Kim, Heetae
Kang, Sungho
PLOS ONE, 2017, 12 (02):
[29] A low-cost adaptive ramp generator for analog BIST applications
Azaïs, F
Bernard, S
Bertrand, Y
Michel, X
Renovell, M
19TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2001, : 266 - 271
[30] Low-Cost DC BIST for Analog Circuits: A Case Study
Petrashin, Pablo
Dualibe, Carlos
Lancioni, WaIter
Toledo, Luis
2013 14TH IEEE LATIN-AMERICAN TEST WORKSHOP (LATW2013), 2013,

← 1 2 3 4 5 →