A low-cost input vector monitoring concurrent BIST Scheme

被引：0

作者：

Voyiatzis, I. ^{[1
]}

Efstathiou, C. ^{[1
]}

Sgouropoulou, C. ^{[1
]}

机构：

[1] Technol Educ Inst Athens, Athens, Greece

来源：

PROCEEDINGS OF THE 2013 IEEE 19TH INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS) | 2013年

关键词：

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

Input vector monitoring concurrent BIST schemes perform testing concurrently with the operation of the circuit. In this work a novel input vector monitoring concurrent BIST scheme is presented that compares favorably to previously proposed schemes with respect to the required hardware overhead.

引用

页码：179 / 180

页数：2

共 50 条

[41] Generic, Orthogonal and Low-cost March Element based Memory BIST
van de Goor, Ad J.
Hamdioui, Said
Kukner, Halil
2011 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2011,
[42] Low Cost BIST Scheme Using LFSR-RC Reseeding
Bin Zhou
Mingxue Huo
Xinchun Wu
Journal of Harbin Institute of Technology, 2015, 22 (03) : 57 - 62
[43] LOW-COST CONTROL AND MONITORING SYSTEM
COLLA, G
FORMIGGI.C
ELECTRONIC ENGINEERING, 1973, 45 (546): : 13 - 13
[44] A Low-Cost Platform for Voice Monitoring
Carullo, A.
Vallan, A.
Astolfi, A.
2013 IEEE INTERNATIONAL INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE (I2MTC), 2013, : 67 - 72
[45] Low-Cost Concurrent Error Detection for GCM and CCM
Xiaofei Guo
Ramesh Karri
Journal of Electronic Testing, 2014, 30 : 725 - 737
[46] Low-Cost Concurrent Error Detection for GCM and CCM
Guo, Xiaofei
Karri, Ramesh
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2014, 30 (06): : 725 - 737
[47] Robust and low-cost BIST architectures for sequential fault testing in datapath multipliers
Psarakis, M
Gizopoulos, D
Paschalis, A
Kranitis, N
Zorian, Y
19TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2001, : 15 - 20
[48] A Low-Cost At-Speed BIST Architecture for Embedded Processor and SRAM Cores
M.H. Tehranipour
S.M. Fakhraie
Z. Navabi
M.R. Movahedin
Journal of Electronic Testing, 2004, 20 : 155 - 168
[49] A low-cost at-speed BIST architecture for embedded processor and SRAM cores
Tehranipour, MH
Fakhraie, SM
Navabi, Z
Movahedin, MR
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2004, 20 (02): : 155 - 168
[50] A LOW-COST MICROPROCESSOR INPUT OUTPUT TRAINER DEVICE
KHOSHNEVIS, B
COMPUTERS & INDUSTRIAL ENGINEERING, 1982, 6 (03) : 217 - 217

← 1 2 3 4 5 →