A reliable lifetime prediction in deep submicron N-channel SOI MOSFETs

被引:3
|
作者
Renn, SH
Pelloie, JL
Balestra, F
机构
[1] LETI, 38041 Grenoble Cedex 9, 17, rue des Martyrs
[2] Lab. Phys. Composants S., ENSERG/INPG, 38016 Grenoble Cedex 1, 23, rue des Martyrs
关键词
D O I
10.1016/S0167-9317(97)00024-5
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Hot carrier effects are thoroughly investigated in deep submiron N-channel SOI MOSFETs, for gate lengths from 0.4 mu m down to 0.1 mu m. The hot-carrier-induced device degradations are analyzed with systematic stress experiments in the maximum substrate current condition (Vg approximate to Vd/2), where the most severe device aging is observed in the low drain bias range. A two-stage hot-carrier degradation is clearly observed for all the experimental conditions. A quasi-identical threshold value between the power time-dependent law and the logarithmic time-dependent law is also highlighted for all the stress drain biases for a given channel length. These new findings allow us to propose a reliable method for lifetime prediction using accurate time-dependent laws in a wide gate length range.
引用
收藏
页码:99 / 102
页数:4
相关论文
共 50 条
  • [31] Hot-carrier effects in deep submicron SOI MOSFETs
    Renn, SH
    Pelloie, JL
    Balestra, F
    SOLID-STATE ELECTRONICS, 1997, 41 (11) : 1769 - 1772
  • [32] Peculiarities of the temperature behavior of SOI MOSFETs in the deep submicron area
    Vancaillie, L
    Kilchytska, V
    Delatte, P
    Demeûs, L
    Matsuhashi, H
    Ichikawa, F
    Flandre, D
    2003 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2003, : 78 - 79
  • [33] Low-Frequency Noise Behavior of N-channel UTBB FD-SOI MOSFETs
    Theodorou, C. G.
    Ioannidis, E. G.
    Andrieu, F.
    Poiroux, T.
    Faynot, O.
    Dimitriadis, C. A.
    Ghibaudo, G.
    2013 22ND INTERNATIONAL CONFERENCE ON NOISE AND FLUCTUATIONS (ICNF), 2013,
  • [34] A SELF-CONSISTENT ANALYTIC THRESHOLD VOLTAGE MODEL FOR THIN SOI N-CHANNEL MOSFETS
    CHOI, JH
    SONG, HJ
    SUH, KD
    PARK, JW
    KIM, CK
    SOLID-STATE ELECTRONICS, 1991, 34 (12) : 1421 - 1425
  • [35] Total dose response studies of n-channel SOI MOSFETs for low power CMOS circuits
    Srivastava, A
    MICROELECTRONICS RELIABILITY, 2000, 40 (12) : 2111 - 2115
  • [36] Channel noise modeling of deep submicron MOSFETs
    Chen, CH
    Deen, MJ
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (08) : 1484 - 1487
  • [37] HIGH SIDE SWITCHING WITH N-CHANNEL MOSFETS
    KERR, JW
    ELECTRONIC PRODUCTS MAGAZINE, 1984, 26 (11): : 115 - 118
  • [38] Analysis of quantum yield in n-channel MOSFETs
    Spinelli, AS
    Ielmini, D
    Lacaita, AL
    Sebastiani, A
    Ghidini, G
    41ST ANNUAL PROCEEDINGS: INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2003, : 412 - 416
  • [39] Controlling short-channel effects in deep-submicron SOI MOSFETs for improved reliability: A review
    Chaudhry, A
    Kumar, MJ
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2004, 4 (01) : 99 - 109
  • [40] On the subthreshold swing and short channel effects in single and double gate deep submicron SOI-MOSFETs
    Rauly, E
    Potavin, O
    Balestra, F
    Raynaud, C
    SOLID-STATE ELECTRONICS, 1999, 43 (11) : 2033 - 2037