A reliable lifetime prediction in deep submicron N-channel SOI MOSFETs

被引:3
|
作者
Renn, SH
Pelloie, JL
Balestra, F
机构
[1] LETI, 38041 Grenoble Cedex 9, 17, rue des Martyrs
[2] Lab. Phys. Composants S., ENSERG/INPG, 38016 Grenoble Cedex 1, 23, rue des Martyrs
关键词
D O I
10.1016/S0167-9317(97)00024-5
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Hot carrier effects are thoroughly investigated in deep submiron N-channel SOI MOSFETs, for gate lengths from 0.4 mu m down to 0.1 mu m. The hot-carrier-induced device degradations are analyzed with systematic stress experiments in the maximum substrate current condition (Vg approximate to Vd/2), where the most severe device aging is observed in the low drain bias range. A two-stage hot-carrier degradation is clearly observed for all the experimental conditions. A quasi-identical threshold value between the power time-dependent law and the logarithmic time-dependent law is also highlighted for all the stress drain biases for a given channel length. These new findings allow us to propose a reliable method for lifetime prediction using accurate time-dependent laws in a wide gate length range.
引用
收藏
页码:99 / 102
页数:4
相关论文
共 50 条
  • [41] Degradation mechanisms in SOI n-channel LDMOSFETs
    Vandooren, A
    Conley, JF
    Cristoloveanu, S
    Mojarradi, M
    Kolawa, E
    MICROELECTRONIC ENGINEERING, 2001, 59 (1-4) : 489 - 495
  • [42] COMPARISON OF DRAIN STRUCTURES IN N-CHANNEL MOSFETS
    MIKOSHIBA, H
    HORIUCHI, T
    HAMANO, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1986, 33 (01) : 140 - 144
  • [43] SEGR and SEB in N-channel power MOSFETs
    Allenspach, M
    Dachs, C
    Johnson, GH
    Schrimpf, RD
    Lorfevre, E
    Palau, JM
    Brews, JR
    Galloway, KF
    Titus, JL
    Wheatley, CF
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1996, 43 (06) : 2927 - 2931
  • [44] Low Frequency Noise in Submicron Graded-Channel SOI MOSFETs
    Nemer, J. P.
    de Souza, M.
    Flandre, D.
    Pavanello, M. A.
    2013 28TH SYMPOSIUM ON MICROELECTRONICS TECHNOLOGY AND DEVICES (SBMICRO 2013), 2013,
  • [45] Analysis of quasi double gate method for performance prediction of deep submicron double gate SOI MOSFETs
    Kranti, A
    Chung, TM
    Flandre, D
    Raskin, JP
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2005, 20 (05) : 423 - 429
  • [46] Impact of device architecture on performance and reliability of deep submicron SOI MOSFETs
    Balestra, F.
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2000, 21 (10): : 937 - 954
  • [47] Direct measurement of transient drain currents in partially-depleted SOI N-channel MOSFETs using a nuclear microprobe for highly reliable device designs
    Iwamatsu, Toshiaki
    Nakayama, Kouichi
    Takaoka, Hiromichi
    Takai, Mikio
    Yamaguchi, Yasuo
    Maegawa, Shigeto
    Inuishi, Masahide
    Kinomura, Atsushi
    Horino, Yuji
    Nishimura, Tadashi
    2000, JJAP, Tokyo, Japan (39):
  • [48] Performance and reliability of deep submicron SOI MOSFETs in a wide temperature range
    Balestra, F
    PROGRESS IN SOI STRUCTURES AND DEVICES OPERATING AT EXTREME CONDITIONS, 2002, 58 : 105 - 127
  • [49] SATURATION TRANSCONDUCTANCE OF DEEP-SUBMICRON-CHANNEL MOSFETS
    TAUR, Y
    HSU, CH
    WU, B
    KIEHL, R
    DAVARI, B
    SHAHIDI, G
    SOLID-STATE ELECTRONICS, 1993, 36 (08) : 1085 - 1087
  • [50] A simple model for channel noise of deep submicron MOSFETs
    Lu, Z. Q.
    Ye, Y. Z.
    2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, : 309 - 312