A reliable lifetime prediction in deep submicron N-channel SOI MOSFETs

被引:3
|
作者
Renn, SH
Pelloie, JL
Balestra, F
机构
[1] LETI, 38041 Grenoble Cedex 9, 17, rue des Martyrs
[2] Lab. Phys. Composants S., ENSERG/INPG, 38016 Grenoble Cedex 1, 23, rue des Martyrs
关键词
D O I
10.1016/S0167-9317(97)00024-5
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Hot carrier effects are thoroughly investigated in deep submiron N-channel SOI MOSFETs, for gate lengths from 0.4 mu m down to 0.1 mu m. The hot-carrier-induced device degradations are analyzed with systematic stress experiments in the maximum substrate current condition (Vg approximate to Vd/2), where the most severe device aging is observed in the low drain bias range. A two-stage hot-carrier degradation is clearly observed for all the experimental conditions. A quasi-identical threshold value between the power time-dependent law and the logarithmic time-dependent law is also highlighted for all the stress drain biases for a given channel length. These new findings allow us to propose a reliable method for lifetime prediction using accurate time-dependent laws in a wide gate length range.
引用
收藏
页码:99 / 102
页数:4
相关论文
共 50 条
  • [21] SENSITIVITY ISSUES IN MODELING THE SUBSTRATE CURRENT FOR SUBMICRON N-CHANNEL AND P-CHANNEL MOSFETS
    AGOSTINELLI, VM
    HASNAT, K
    BORDELON, TJ
    LEMERSAL, DB
    TASCH, AF
    MAZIAR, CM
    SOLID-STATE ELECTRONICS, 1994, 37 (09) : 1627 - 1632
  • [22] Comparison between nonlinear characteristics of N-channel and P-channel FD SOI MOSFETs
    Conde, JE
    Cerdeira, A
    Flandre, D
    ICCDCS 2004: Fifth International Caracas Conference on Devices, Circuits and Systems, 2004, : 122 - 125
  • [23] Profiling and comparison of internal electrical environments of p and n-channel SOI MOSFETs.
    Mody, J
    Venkatachalam, A
    Rodrigues, O
    Jambulingam, S
    Ghosh, P
    2003 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, 2003, : 259 - 262
  • [24] Comparison of the scaling characteristics of nanoscale SOI N-channel multiple-gate MOSFETs
    Aniket A. Breed
    Kenneth P. Roenker
    Analog Integrated Circuits and Signal Processing, 2008, 56 : 135 - 141
  • [25] DUAL-GATE OPERATION AND VOLUME INVERSION IN N-CHANNEL SOI MOSFETS - REPLY
    VENKATESAN, S
    PIERRET, RF
    NEUDECK, GW
    IEEE ELECTRON DEVICE LETTERS, 1992, 13 (12) : 659 - 660
  • [26] RADIATION EFFECTS IN N-CHANNEL MOSFETS
    ONNASCH, D
    REIMERDES, HP
    SOLID-STATE ELECTRONICS, 1974, 17 (07) : 663 - 666
  • [27] Short channel effects and subthreshold operation in single and double gate deep submicron SOI MOSFETS
    Rauly, E
    Potavin, O
    Balestra, F
    Raynaud, C
    PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON SILICON-ON-INSULATOR TECHNOLOGY AND DEVICES, 1999, 99 (03): : 266 - 271
  • [28] Ensemble Monte Carlo simulation of submicron n-channel MOSFETs with account of hot electron effects
    Borzdov, V
    Galenchik, V
    Zhevnyak, O
    Komarov, F
    Zyazulya, A
    MICRO- AND NANOELECTRONICS 2003, 2004, 5401 : 634 - 641
  • [29] Hot carrier degradation on n-channel HfSiON MOSFETs: Effects on the device performance and lifetime
    Cimino, S
    Pantisan, L
    Aoulaiche, M
    Degraeve, R
    Kwak, H
    Crupi, F
    Groeseneken, G
    Paccagnella, A
    2005 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 43RD ANNUAL, 2005, : 275 - 279
  • [30] Hot-carrier effects in deep submicron SOI MOSFETs
    Renn, SH
    Pelloie, JL
    Balestra, F
    1996 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 1996, : 60 - 61