Low-Power FinFET Circuit Synthesis Using Multiple Supply and Threshold Voltages

被引:9
|
作者
Mishra, Prateek [1 ]
Muttreja, Anish [1 ]
Jha, Niraj K. [1 ]
机构
[1] Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA
关键词
Low-power; TCMS; linear programming; synthesis; DESIGN;
D O I
10.1145/1543438.1543440
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
According to Moore's law, the number of transistors in a chip doubles every 18 months. The increased transistor-count leads to increased power density. Thus, in modern circuits, power efficiency is a central determinant of circuit efficiency. With scaling, leakage power accounts for an increasingly larger portion of the total power consumption in deep submicron technologies (>40%). FinFET technology has been proposed as a promising alternative to deep submicron bulk CMOS technology, because of its better scalability, short-channel characteristics, and ability to suppress leakage current and mitigate device-to-device variability when compared to bulk CMOS. The subthreshold slope of a FinFET is approximately 60mV which is close to ideal. In this article, we propose a methodology for low-power FinFET based circuit synthesis. A mechanism called TCMS (Threshold Control through Multiple Supply Voltages) was previously proposed for improving the power efficiency of FinFET based global interconnects. We propose a significant generalization of TOMS to the design of any logic circuit. This scheme represents a significant divergence from the conventional multiple supply voltage schemes considered in the past. It also obviates the need for voltage level-converters. We employ accurate delay and power estimates using table look-up methods based on HSPICE simulations for supply voltage and threshold voltage optimization. Experimental results demonstrate that TCMS can provide power savings of 67.6% and device area savings of 65.2% under relaxed delay constraints. Two other variants of TCMS are also proposed that yield similar benefits. We compare our scheme to extended cluster voltage scaling (ECVS), a popular dual-V-dd scheme presented in the literature. ECVS makes use of voltage level-converters. Even when it is assumed that these level-converters have zero delay, thus significantly favoring ECVS in time-constrained power optimization, TCMS still outperforms ECVS.
引用
下载
收藏
页数:23
相关论文
共 50 条
  • [1] Evaluation of multiple supply and threshold voltages for low-power FinFET circuit synthesis
    Mishra, Prateek
    Muttreja, Anish
    Jha, Niraj K.
    2008 IEEE INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES, 2008, : 77 - 84
  • [2] A low-power design method using multiple supply voltages
    Igarashi, M
    Usami, K
    Nogami, K
    Minami, F
    Kawasaki, Y
    Aoki, T
    Takano, M
    Mizuno, C
    Ishikawa, T
    Kanazawa, M
    Sonoda, S
    Ichida, M
    Hatanaka, N
    1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, 1997, : 36 - 41
  • [3] Low-Power FinFET Circuit Synthesis using Surface Orientation Optimization
    Mishra, Prateek
    Jha, Niraj K.
    2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 311 - 314
  • [4] TRADING SPEED FOR LOW-POWER BY CHOICE OF SUPPLY AND THRESHOLD VOLTAGES
    LIU, D
    SVENSSON, C
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (01) : 10 - 17
  • [5] Design of low-power domino circuits using multiple supply voltages
    Shieh, SJ
    Wang, JS
    ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 711 - 714
  • [6] Evaluation of Interconnect-Complexity-Aware Low-Power VLSI Design Using Multiple Supply and Threshold Voltages
    Waidyasooriya, Hasitha Muthumala
    Hariyama, Masanori
    Kameyama, Michitaka
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2008, E91A (12) : 3596 - 3606
  • [7] Low-power field-programmable VLSI using multiple supply voltages
    Chong, W
    Hariyama, M
    Kameyama, M
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2005, E88A (12) : 3298 - 3305
  • [8] A high-speed, low-power SOICMOS circuit with variable threshold voltages
    Higuchi, H
    Ikeda, T
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 2001, 84 (05): : 20 - 28
  • [9] Threshold voltage control through multiple supply voltages for power-efficient FinFET interconnects
    Muttreja, Anish
    Mishra, Prateek
    Jha, Niraj K.
    21ST INTERNATIONAL CONFERENCE ON VLSI DESIGN: HELD JOINTLY WITH THE 7TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2008, : 220 - 227
  • [10] Delay optimal low-power circuit clustering for FPGAs with dual supply voltages
    Chen, DM
    Cong, J
    ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2004, : 70 - 73