Low-Power FinFET Circuit Synthesis Using Multiple Supply and Threshold Voltages

被引:9
|
作者
Mishra, Prateek [1 ]
Muttreja, Anish [1 ]
Jha, Niraj K. [1 ]
机构
[1] Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA
关键词
Low-power; TCMS; linear programming; synthesis; DESIGN;
D O I
10.1145/1543438.1543440
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
According to Moore's law, the number of transistors in a chip doubles every 18 months. The increased transistor-count leads to increased power density. Thus, in modern circuits, power efficiency is a central determinant of circuit efficiency. With scaling, leakage power accounts for an increasingly larger portion of the total power consumption in deep submicron technologies (>40%). FinFET technology has been proposed as a promising alternative to deep submicron bulk CMOS technology, because of its better scalability, short-channel characteristics, and ability to suppress leakage current and mitigate device-to-device variability when compared to bulk CMOS. The subthreshold slope of a FinFET is approximately 60mV which is close to ideal. In this article, we propose a methodology for low-power FinFET based circuit synthesis. A mechanism called TCMS (Threshold Control through Multiple Supply Voltages) was previously proposed for improving the power efficiency of FinFET based global interconnects. We propose a significant generalization of TOMS to the design of any logic circuit. This scheme represents a significant divergence from the conventional multiple supply voltage schemes considered in the past. It also obviates the need for voltage level-converters. We employ accurate delay and power estimates using table look-up methods based on HSPICE simulations for supply voltage and threshold voltage optimization. Experimental results demonstrate that TCMS can provide power savings of 67.6% and device area savings of 65.2% under relaxed delay constraints. Two other variants of TCMS are also proposed that yield similar benefits. We compare our scheme to extended cluster voltage scaling (ECVS), a popular dual-V-dd scheme presented in the literature. ECVS makes use of voltage level-converters. Even when it is assumed that these level-converters have zero delay, thus significantly favoring ECVS in time-constrained power optimization, TCMS still outperforms ECVS.
引用
下载
收藏
页数:23
相关论文
共 50 条
  • [21] Design Solutions for a Low-Power SoC Platform Using Near-Threshold Voltages
    Kutila, Mika
    Ylitolva, Marko
    Eriksson, Jonas
    2014 NORCHIP, 2014,
  • [22] A system level memory power optimization technique using multiple supply and threshold voltages
    Ishihara, T
    Asada, K
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 456 - 461
  • [23] Synthesis scheme for low power designs with multiple supply voltages by tabu search
    Wang, L
    Jiang, YT
    Selvaraj, H
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5, PROCEEDINGS, 2004, : 261 - 264
  • [24] Synthesis scheme for low power designs with multiple supply voltages by simulated annealing
    Wen, Dong-Xin
    Wang, Ling
    Wang, Wei-Bin
    Chen, Lei
    Harbin Gongye Daxue Xuebao/Journal of Harbin Institute of Technology, 2005, 37 (SUPPL. 1): : 221 - 224
  • [25] Synthesis scheme for low power designs with multiple supply voltages by heuristic algorithms
    Wang, L
    Jiang, YT
    Selvaraj, H
    ITCC 2004: INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: CODING AND COMPUTING, VOL 2, PROCEEDINGS, 2004, : 826 - 830
  • [26] The circuit design of low-power supply to achieve ICP sensors power supply
    Wang Ling
    Jiao Xinquan
    Zhen Guoyong
    ISTM/2009: 8TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-6, 2009, : 3255 - 3257
  • [27] Simultaneous optimization of supply and threshold voltages for low-power and high-performance circuits in the leakage dominant era
    Basu, A
    Lin, SC
    Wason, V
    Mehrotra, A
    Banerjee, K
    41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 884 - 887
  • [28] Low-power and testable circuit synthesis using Shannon decomposition
    Ghosh, Swaroop
    Bhunia, Swarup
    Roy, Kaushik
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2007, 12 (04)
  • [29] Scheduling and Partitioning Schemes for Low Power Designs Using Multiple Supply Voltages
    Ling Wang
    Yingtao Jiang
    Henry Selvaraj
    The Journal of Supercomputing, 2006, 35 : 93 - 113
  • [30] Scheduling and partitioning schemes for low power designs using multiple supply voltages
    Wang, L
    Jiang, YT
    Selvaraj, H
    JOURNAL OF SUPERCOMPUTING, 2006, 35 (01): : 93 - 113