Low-Power FinFET Circuit Synthesis Using Multiple Supply and Threshold Voltages

被引:9
|
作者
Mishra, Prateek [1 ]
Muttreja, Anish [1 ]
Jha, Niraj K. [1 ]
机构
[1] Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA
关键词
Low-power; TCMS; linear programming; synthesis; DESIGN;
D O I
10.1145/1543438.1543440
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
According to Moore's law, the number of transistors in a chip doubles every 18 months. The increased transistor-count leads to increased power density. Thus, in modern circuits, power efficiency is a central determinant of circuit efficiency. With scaling, leakage power accounts for an increasingly larger portion of the total power consumption in deep submicron technologies (>40%). FinFET technology has been proposed as a promising alternative to deep submicron bulk CMOS technology, because of its better scalability, short-channel characteristics, and ability to suppress leakage current and mitigate device-to-device variability when compared to bulk CMOS. The subthreshold slope of a FinFET is approximately 60mV which is close to ideal. In this article, we propose a methodology for low-power FinFET based circuit synthesis. A mechanism called TCMS (Threshold Control through Multiple Supply Voltages) was previously proposed for improving the power efficiency of FinFET based global interconnects. We propose a significant generalization of TOMS to the design of any logic circuit. This scheme represents a significant divergence from the conventional multiple supply voltage schemes considered in the past. It also obviates the need for voltage level-converters. We employ accurate delay and power estimates using table look-up methods based on HSPICE simulations for supply voltage and threshold voltage optimization. Experimental results demonstrate that TCMS can provide power savings of 67.6% and device area savings of 65.2% under relaxed delay constraints. Two other variants of TCMS are also proposed that yield similar benefits. We compare our scheme to extended cluster voltage scaling (ECVS), a popular dual-V-dd scheme presented in the literature. ECVS makes use of voltage level-converters. Even when it is assumed that these level-converters have zero delay, thus significantly favoring ECVS in time-constrained power optimization, TCMS still outperforms ECVS.
引用
下载
收藏
页数:23
相关论文
共 50 条
  • [31] Low-power fanout optimization using multiple threshold voltage inverters
    Amelifard, B
    Fallah, F
    Pedram, M
    ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2005, : 95 - 98
  • [32] Low-Power Supply Circuit Using Off-Chip Resonant Circuit for Adiabatic Logic
    Takahashi, Yasuhiro
    Sato, Hisao
    ELECTRONICS AND COMMUNICATIONS IN JAPAN, 2015, 98 (03) : 1 - 8
  • [33] Low-power FinFET based boost converter design using dynamic threshold body biasing technique
    Sharma, Kulbhushan
    Thakur, Sandeep
    Elangovan, M.
    Sachdeva, Ashish
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2024, 37 (02)
  • [34] Automatic Design of Low-Power Encoders Using Reversible Circuit Synthesis
    Wille, Robert
    Drechsler, Rolf
    Osewold, Christof
    Garcia-Ortiz, Alberto
    DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 1036 - 1041
  • [35] High speed low swing dynamic circuits with multiple supply and threshold voltages
    Liu, Zhiyu
    Kursun, Volkan
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2006, : 59 - +
  • [36] Low-Power Energy Supply Circuit for Passive RFID Transponder
    Hu, Jianguo
    Wu, Shangzhi
    Lin, Ke
    Tan, Hongzhou
    IEEE RFID: 2009 IEEE INTERNATIONAL CONFERENCE ON RFID, 2009, : 1 - 6
  • [37] Low-Power Multiple-Valued Source-Coupled Logic Circuits Using Dual-Supply Voltages for a Reconfigurable VLSI
    Bai, Xu
    Kameyama, Michitaka
    2013 IEEE 43RD INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2013), 2013, : 164 - 169
  • [38] A scheduling and partitioning scheme for low power circuit operating at multiple voltages
    Wang, L
    Selvaraj, H
    EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2003, : 144 - 147
  • [39] Utilizing Quantum Dot Transistors with Programmable Threshold Voltages for Low-Power Mobile Computing
    Wang, Shuo
    Dai, Jianwei
    Hasaneen, El-Sayed
    Wang, Lei
    Jain, Faquir
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2009, 5 (03)
  • [40] A FinFET SRAM cell design with BTI robustness at high supply voltages and high yield at low supply voltages
    Ebrahimi, Behzad
    Asadpour, Reza
    Afzali-Kusha, Ali
    Pedram, Massoud
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2015, 43 (12) : 2011 - 2024