An AVS Video Decoder Design and Implementation Based On Parallel Algorithm

被引：0
|
作者：
Sui, Chunchun [1 ]
Wang, Ning [2 ]
Chen, Ling [1 ]
Cao, Xixin [1 ]
机构：
[1] Peking Univ, Sch Softwar & Microelect, Beijing, Peoples R China
[2] Xidian Univ, Inst Microelect, Xian, Peoples R China
来源：
12TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY: ICT FOR GREEN GROWTH AND SUSTAINABLE DEVELOPMENT, VOLS 1 AND 2 | 2010年
关键词：
Videodecoder; Parallelism processing; CC1100; AVS;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
With the development of communication, digital video compression technology turns into one of the most flourishing realm. In this paper the author introduces an AVS decoder design based on a multimedia chip-platform. In order to obtain the optimal performance, the structure of decoder adopts parallel algorithm with the centre processer and the coprocessor. The performance of the decoder which is about ten times faster than that of the software mode rm52j_r1, meets the requirement of real-time broadcasting (30 frames per second). Some analyses about the optimization are also included in this paper.
引用
下载
收藏
页码：1606 / 1609
页数：4
相关论文
共 50 条
  • [1] VLD Design for AVS Video Decoder
    Liu Wei
    Chen Yong-en
    WKDD: 2009 SECOND INTERNATIONAL WORKSHOP ON KNOWLEDGE DISCOVERY AND DATA MINING, PROCEEDINGS, 2009, : 648 - 651
  • [2] AVS video decoder system modeling and design based on SystemC
    Chen Mei Fen
    Zhou Jian Yang
    Liu Xiao Wei
    Yin Hui Qing
    2008 2ND INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION, 2008, : 382 - +
  • [3] The Design of Controller in AVS Video Decoder Chip Based on Openrisc
    Lv, Qian
    Zhang, Jinlan
    INFORMATION TECHNOLOGY APPLICATIONS IN INDUSTRY, PTS 1-4, 2013, 263-266 : 53 - 59
  • [4] Parallel algorithm implementation of MPEG-4 video decoder on DSP
    Li, DM
    Li, ZH
    NEURAL NETWORK AND DISTRIBUTED PROCESSING, 2001, 4555 : 148 - 153
  • [5] Research and Design of AVS Video Decoder Bit Rate Control
    Xiong, Jiang
    Yi, Qingming
    Shi, Min
    ADVANCES IN ENERGY SCIENCE AND TECHNOLOGY, PTS 1-4, 2013, 291-294 : 2913 - 2916
  • [6] Functional Verification Based on FPGA for AVS Video Decoder
    FU Fang-fang
    Semiconductor Photonics and Technology, 2009, 15 (04) : 219 - 224
  • [7] AVS VIDEO STANDARD IMPLEMENTATION FOR SOC DESIGN
    Jin, Xin
    Li, Songnan
    Ngan, King Ngi
    2008 INTERNATIONAL CONFERENCE ON NEURAL NETWORKS AND SIGNAL PROCESSING, VOLS 1 AND 2, 2007, : 660 - 665
  • [8] Implementation of the AVS Video Decoder on a Heterogeneous Dual-Core SIMD Processor
    Koziri, Maria
    Zacharis, Dimitrios
    Katsavounidis, Ioannis
    Bellas, Nikos
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2011, 57 (02) : 673 - 681
  • [9] Implementation of the AVS Video Decoder on a Heterogeneous Dual-Core SIMD Processor
    Koziri, Maria
    Bellas, Nikos
    Katsavounidis, Ioannis
    Zacharis, Dimitrios
    2010 DIGEST OF TECHNICAL PAPERS INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS ICCE, 2010,
  • [10] Highly parallel implementation of sub-pixel interpolation for AVS HDTV decoder
    Wan-yi LI
    Journal of Zhejiang University-Science A(Applied Physics & Engineering), 2008, (12) : 1638 - 1643
12345