Research and Design of AVS Video Decoder Bit Rate Control

被引:0
|
作者
Xiong, Jiang [1 ]
Yi, Qingming [1 ]
Shi, Min [1 ]
机构
[1] Jinan Univ, Act Jinan Univ Integrated Circuit Design Joint La, Guangzhou 510632, Guangdong, Peoples R China
关键词
bit rate; decoder; AVS; hardware;
D O I
10.4028/www.scientific.net/AMM.291-294.2913
中图分类号
TE [石油、天然气工业]; TK [能源与动力工程];
学科分类号
0807 ; 0820 ;
摘要
In common video compression coding technology, data with changing bit rate is not suitable for transmission in fixed bit rate channel. A bit rate control algorithm and a hardware design suitable for AVS decoder are proposed in this paper. The target bits are calculated and allocated in three levels, including GOP, frame and MB. The proposed hardware design passes the simulation verification. The result of synthesis in DC proves that the design meets timing requirements. The design is easy to realize and suitable for controlling the bit rate in real-time encoding.
引用
收藏
页码:2913 / 2916
页数:4
相关论文
共 50 条
  • [1] VLD Design for AVS Video Decoder
    Liu Wei
    Chen Yong-en
    [J]. WKDD: 2009 SECOND INTERNATIONAL WORKSHOP ON KNOWLEDGE DISCOVERY AND DATA MINING, PROCEEDINGS, 2009, : 648 - 651
  • [2] An AVS Video Decoder Design and Implementation Based On Parallel Algorithm
    Sui, Chunchun
    Wang, Ning
    Chen, Ling
    Cao, Xixin
    [J]. 12TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY: ICT FOR GREEN GROWTH AND SUSTAINABLE DEVELOPMENT, VOLS 1 AND 2, 2010, : 1606 - 1609
  • [3] AVS video decoder system modeling and design based on SystemC
    Chen Mei Fen
    Zhou Jian Yang
    Liu Xiao Wei
    Yin Hui Qing
    [J]. 2008 2ND INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION, 2008, : 382 - +
  • [4] The Design of Controller in AVS Video Decoder Chip Based on Openrisc
    Lv, Qian
    Zhang, Jinlan
    [J]. INFORMATION TECHNOLOGY APPLICATIONS IN INDUSTRY, PTS 1-4, 2013, 263-266 : 53 - 59
  • [5] LOW BIT RATE MOTION VIDEO CODER DECODER FOR TELECONFERENCING
    KOGA, T
    NIWA, K
    IIJIMA, Y
    IINUMA, K
    [J]. OPTICAL ENGINEERING, 1987, 26 (07) : 590 - 595
  • [6] VLD Design for AVS and H.264 Dual Standards Video Decoder
    Liu Wei
    Chen Yong-en
    Wang Peng
    [J]. 2009 5TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-8, 2009, : 2112 - 2114
  • [7] A Novel Rate Control Algorithm for AVS Video Coding
    Zhang, Qian
    Fang, Yong
    Wang, Chao
    [J]. 2007 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-15, 2007, : 2900 - 2902
  • [8] A Reduced Memory AVS Decoder for Compressed HD Video
    Nie, Zhengang
    [J]. 2018 11TH INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING, BIOMEDICAL ENGINEERING AND INFORMATICS (CISP-BMEI 2018), 2018,
  • [9] Functional Verification Based on FPGA for AVS Video Decoder
    FU Fang-fang
    [J]. Semiconductor Photonics and Technology, 2009, 15 (04) : 219 - 224
  • [10] AVS VIDEO DECODER ON MULTICORE SYSTEMS: OPTIMIZATIONS AND TRADEOFFS
    Krommydas, Konstantinos
    Antonopoulos, Christos D.
    Bellas, Nikolaos
    Feng, Wu-chun
    [J]. 2011 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO (ICME), 2011,