An AVS Video Decoder Design and Implementation Based On Parallel Algorithm

被引：0
|
作者：
Sui, Chunchun [1 ]
Wang, Ning [2 ]
Chen, Ling [1 ]
Cao, Xixin [1 ]
机构：
[1] Peking Univ, Sch Softwar & Microelect, Beijing, Peoples R China
[2] Xidian Univ, Inst Microelect, Xian, Peoples R China
来源：
12TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY: ICT FOR GREEN GROWTH AND SUSTAINABLE DEVELOPMENT, VOLS 1 AND 2 | 2010年
关键词：
Videodecoder; Parallelism processing; CC1100; AVS;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
With the development of communication, digital video compression technology turns into one of the most flourishing realm. In this paper the author introduces an AVS decoder design based on a multimedia chip-platform. In order to obtain the optimal performance, the structure of decoder adopts parallel algorithm with the centre processer and the coprocessor. The performance of the decoder which is about ten times faster than that of the software mode rm52j_r1, meets the requirement of real-time broadcasting (30 frames per second). Some analyses about the optimization are also included in this paper.
引用
下载
收藏
页码：1606 / 1609
页数：4
相关论文
共 50 条
  • [31] Design and Implementation of the Motion Compensation Module for HDTV Video Decoder
    王涛
    郑世宝
    邱琳
    王峰
    Journal of Shanghai Jiaotong University(Science), 2006, (01) : 1 - 8
  • [32] A Proposed AVS Decoder Configuration in the Reconfigurable Video Coding Framework
    Ding, Dandan
    Qi, Honggang
    Yu, Lu
    Huang, Tiejun
    Gao, Wen
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 1934 - 1934
  • [33] Reconfigurable video coding framework and decoder reconfiguration instantiation of AVS
    Ding, Dandan
    Qi, Honggang
    Yu, Lu
    Huang, Tiejun
    Gao, Wen
    SIGNAL PROCESSING-IMAGE COMMUNICATION, 2009, 24 (04) : 287 - 299
  • [34] Design and Implementation of Algorithm for Video Compression
    Gaoture, Megha S.
    Nagrare, Trupti H.
    2014 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2014,
  • [35] H.264 video decoder design: Beyond RTL design implementation
    Kim, Youngsoo
    Edmonson, William
    2006 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, 2006, : 107 - 112
  • [36] Parallel ASIP Based Design of Turbo Decoder
    Zakaria, F. F.
    Ehkan, P.
    Warip, M. N. M.
    Elshaikh, M.
    ADVANCED COMPUTER AND COMMUNICATION ENGINEERING TECHNOLOGY, 2015, 315 : 481 - 489
  • [37] A permutation decomposition based algorithm for the design of prunable interleavers for parallel turbo decoder architectures
    Dinoi, Libero
    Tarable, Alberto
    Benedetto, Sergio
    2006 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-12, 2006, : 1148 - 1153
  • [38] VIDEO DECODER RECONFIGURATIONS AND AVS EXTENSIONS IN THE NEW MPEG RECONFIGURABLE VIDEO CODING FRAMEWORK
    Ding, Dandan
    Yu, Lu
    Lucarz, Christophe
    Mattavelli, Marco
    2008 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: SIPS 2008, PROCEEDINGS, 2008, : 164 - +
  • [39] Design of Intra Prediction Module in H.264 and AVS Dual Modes Video Decoder Chip
    Xu, Shouheng
    Xing, Yuelin
    Wei, Xianzheng
    2011 INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND NETWORK TECHNOLOGY (ICCSNT), VOLS 1-4, 2012, : 635 - 638
  • [40] A high speed and efficient architecture of VLD for AVS HD video decoder
    Liu, Yutong
    Yang, Zhenqiang
    Jia, Huizhu
    Xie, Don
    2012 PICTURE CODING SYMPOSIUM (PCS), 2012, : 377 - 380
12345