Lowering the cost of test: ATPG vs. BIST

被引：0
|
作者：
Hay, C [1 ]
机构：
[1] Synopsys Inc, Mt View, CA 94043 USA
来源：
INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS | 2001年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：1180 / 1180
页数：1
相关论文
共 50 条
  • [1] Using ATPG vectors for BIST test pattern generator
    Asakawa, Takeshi
    Iwasaki, Kazuhiko
    Systems and Computers in Japan, 2001, 32 (11) : 1 - 8
  • [2] BIST-Guided ATPG
    Al-Yamani, AA
    McCluskey, EJ
    6TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2005, : 244 - 249
  • [3] Test cost minimization for hybrid BIST
    Jervan, G
    Peng, Z
    Ubar, R
    IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2000, : 283 - 291
  • [4] BIST vs. ATE: Need a different vehicle?
    Sunter, S
    INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 1148 - 1148
  • [5] Balancing Test Cost Reduction vs. Measurements Accuracy at Test Time
    Verdy, Matthieu
    Morche, Dominique
    De Foucauld, Emeric
    Lesecq, Suzanne
    Mallet, Jean-Pascal
    Mayor, Cedric
    2015 IEEE 13TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2015,
  • [6] ATPG versus logic BIST - Now and in the future
    Butler, KM
    INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 1181 - 1181
  • [7] Scan-based ATPG or logic BIST?
    Williams, TW
    INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 1183 - 1183
  • [8] BIST vs. ATE for testing system-on-a-chip
    Kelly, N
    INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 1147 - 1147
  • [9] Special ATPG to correlate test patterns for low-overhead mixed-mode BIST
    Karkala, M
    Touba, NA
    Wunderlich, HJ
    SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, 1998, : 492 - 499
  • [10] Comparison of various ATPG techniques to determine Optimal BIST
    Trivedi, Ravi
    Dhariwal, Sandeep
    Kumar, Abhishek
    2ND INTERNATIONAL CONFERENCE ON INTELLIGENT CIRCUITS AND SYSTEMS (ICICS 2018), 2018, : 93 - 98
12345