A modified asynchronous chaotic neural network model for VLSI implementation

被引：0
|
作者：
Hanagata, M
Horio, Y
机构：
来源：
ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE | 1997年
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
An asynchronous chaotic neural network model [3] uses spatio-temporal patterns of neural activities for computation. The output of the neuron in the model is an impulse with an analog amplitude. The neuron utilizes the time relations among incoming pulses for information processing. In this paper, the model is modified by using a pulse with finite width instead of the impulse with infinitesimal width in order to implement the model as an integrated circuit form. It is shown that the amplitude of the internal state of the modified model doesn't show a chaotic behavior unlike the original model. However, the intervals of the output pulses express a complex behavior. Furthermore, it is confirmed that the information processing ability of the modified model is equivalent to that of the original model.
引用
收藏
页码：657 / 660
页数：4
相关论文
共 50 条
  • [1] Asynchronous pulse neural network model for VLSI implementation
    Hanagata, M
    Horio, Y
    Aihara, K
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1998, E81A (09) : 1853 - 1859
  • [2] An asynchronous pulse neural network model with finite pulse width for VLSI implementation
    Hanagata, M
    Horio, Y
    PROGRESS IN CONNECTIONIST-BASED INFORMATION SYSTEMS, VOLS 1 AND 2, 1998, : 26 - 29
  • [3] VLSI IMPLEMENTATION OF A NEURAL NETWORK MODEL
    GRAF, HP
    JACKEL, LD
    HUBBARD, WE
    COMPUTER, 1988, 21 (03) : 41 - 49
  • [4] VLSI implementation of a neural network classifier
    Mandisodza, RLK
    Luke, DM
    Pochec, P
    1996 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING - CONFERENCE PROCEEDINGS, VOLS I AND II: THEME - GLIMPSE INTO THE 21ST CENTURY, 1996, : 178 - 181
  • [5] VLSI implementation of a functional neural network
    Panagiotopoulos, DA
    Singh, SK
    Newcomb, RW
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 701 - 704
  • [6] Biologically plausible VLSI neural network implementation with asynchronous neuron and spike-based synapse
    Han, IS
    Proceedings of the International Joint Conference on Neural Networks (IJCNN), Vols 1-5, 2005, : 3244 - 3248
  • [7] Asynchronous pulse neural network model and its analog IC implementation
    Tokyo Denki Univ, Tokyo, Japan
    Proc IEEE Int Conf Electron Circuits Syst, (301-304):
  • [8] AN ANALOG VLSI IMPLEMENTATION OF HOPFIELD NEURAL NETWORK
    VERLEYSEN, M
    JESPERS, PGA
    IEEE MICRO, 1989, 9 (06) : 46 - 55
  • [9] Pulse coded neural network implementation in VLSI
    Shaikh-Husin, N
    Po, CW
    IEEE 2000 TENCON PROCEEDINGS, VOLS I-III: INTELLIGENT SYSTEMS AND TECHNOLOGIES FOR THE NEW MILLENNIUM, 2000, : B237 - B241
  • [10] VLSI implementation of a neural network for auditory processing
    Izak, Richard
    Zahn, Thomas P.
    Neural Network World, 1998, 8 (06): : 665 - 674
12345