A modified asynchronous chaotic neural network model for VLSI implementation

被引:0
|
作者
Hanagata, M
Horio, Y
机构
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
An asynchronous chaotic neural network model [3] uses spatio-temporal patterns of neural activities for computation. The output of the neuron in the model is an impulse with an analog amplitude. The neuron utilizes the time relations among incoming pulses for information processing. In this paper, the model is modified by using a pulse with finite width instead of the impulse with infinitesimal width in order to implement the model as an integrated circuit form. It is shown that the amplitude of the internal state of the modified model doesn't show a chaotic behavior unlike the original model. However, the intervals of the output pulses express a complex behavior. Furthermore, it is confirmed that the information processing ability of the modified model is equivalent to that of the original model.
引用
收藏
页码:657 / 660
页数:4
相关论文
共 50 条
  • [41] Artificial Neural Network Model Design and Topology Analysis for FPGA Implementation of Lorenz Chaotic Generator
    Zhang, Lei
    2017 IEEE 30TH CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2017,
  • [42] A modified algorithm for the quadratic assignment problem using chaotic-neuro-dynamics for VLSI implementation
    Tanaka, K
    Horio, Y
    Aihara, K
    IJCNN'01: INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOLS 1-4, PROCEEDINGS, 2001, : 240 - 245
  • [43] Chaotic neural network model for SMISs reliability prediction based on interdependent network SMISs reliability prediction by chaotic neural network
    Zhu, Jianhua
    Gong, Zhuping
    Sun, Yanming
    Dou, Zixin
    QUALITY AND RELIABILITY ENGINEERING INTERNATIONAL, 2021, 37 (02) : 717 - 742
  • [44] HOLOGRAPHIC IMPLEMENTATION OF A NEURAL NETWORK MODEL
    PAEK, EG
    PSALTIS, D
    JOURNAL OF THE OPTICAL SOCIETY OF AMERICA A-OPTICS IMAGE SCIENCE AND VISION, 1986, 3 (13): : P32 - P32
  • [45] VLSI Implementation of Restricted Coulomb Energy Neural Network with Improved Learning Scheme
    Cho, Jaechan
    Jung, Yongchul
    Lee, Seongjoo
    Jung, Yunho
    ELECTRONICS, 2019, 8 (05):
  • [46] Implementing synaptic plasticity in a VLSI spiking neural network model
    Schemmel, Johannes
    Gruebl, Andreas
    Meier, Karlheinz
    Mueller, Eilif
    2006 IEEE INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORK PROCEEDINGS, VOLS 1-10, 2006, : 1 - +
  • [47] VLSI implementation of locally connected neural network for solving partial differential equations
    Yentis, R
    Zaghloul, ME
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1996, 43 (08): : 687 - 690
  • [48] VLSI architecture and implementation for speech recognizer based on discriminative Bayesian neural network
    Wang, JF
    Wang, JC
    Suen, AN
    Wu, CH
    Li, FM
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2002, E85A (08) : 1861 - 1869
  • [49] An analog VLSI time-delay neural network implementation for phoneme recognition
    Gatt, E
    Micallef, J
    Chilton, E
    PROCEEDINGS OF THE 2000 6TH IEEE INTERNATIONAL WORKSHOP ON CELLULAR NEURAL NETWORKS AND THEIR APPLICATIONS (CNNA 2000), 2000, : 315 - 320
  • [50] Modified Euclidean algorithm and the VLSI implementation
    Xu, YS
    MELECON '96 - 8TH MEDITERRANEAN ELECTROTECHNICAL CONFERENCE, PROCEEDINGS, VOLS I-III: INDUSTRIAL APPLICATIONS IN POWER SYSTEMS, COMPUTER SCIENCE AND TELECOMMUNICATIONS, 1996, : 1324 - 1327