A modified asynchronous chaotic neural network model for VLSI implementation

被引：0
|
作者：
Hanagata, M
Horio, Y
机构：
来源：
ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE | 1997年
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
An asynchronous chaotic neural network model [3] uses spatio-temporal patterns of neural activities for computation. The output of the neuron in the model is an impulse with an analog amplitude. The neuron utilizes the time relations among incoming pulses for information processing. In this paper, the model is modified by using a pulse with finite width instead of the impulse with infinitesimal width in order to implement the model as an integrated circuit form. It is shown that the amplitude of the internal state of the modified model doesn't show a chaotic behavior unlike the original model. However, the intervals of the output pulses express a complex behavior. Furthermore, it is confirmed that the information processing ability of the modified model is equivalent to that of the original model.
引用
收藏
页码：657 / 660
页数：4
相关论文
共 50 条
  • [11] CMOS PWM VLSI implementation of neural network
    Chen, L
    Shi, BX
    IJCNN 2000: PROCEEDINGS OF THE IEEE-INNS-ENNS INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOL III, 2000, : 485 - 488
  • [12] Compact VLSI implementation of cellular neural network
    Paasio, A
    Dawidziuk, A
    Porra, V
    PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 509 - 512
  • [13] Design of a modified PWM VLSI neural network
    Chen, L.
    Shi, B.X.
    Qinghua Daxue Xuebao/Journal of Tsinghua University, 2001, 41 (01): : 115 - 118
  • [14] A chaotic neural network model
    Shuai, JW
    Chen, ZX
    Liu, RT
    Wu, BX
    CHINESE PHYSICS LETTERS, 1996, 13 (03): : 185 - 188
  • [15] A MODEL OF NEURAL CIRCUITS FOR PROGRAMMABLE VLSI IMPLEMENTATION
    SALAM, FMA
    1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 849 - 851
  • [16] VLSI Implementation of a Neural Model Using Spikes
    F. J. Pelayo
    E. Ros
    X. Arreguit
    A. Prieto
    Analog Integrated Circuits and Signal Processing, 1997, 13 : 111 - 121
  • [17] VLSI implementation of a neural model using spikes
    Pelayo, FJ
    Ros, E
    Arreguit, X
    Prieto, A
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1997, 13 (1-2) : 111 - 121
  • [18] VLSI implementation of cellular neural network universal machine
    Paasio, A
    Dawidziuk, A
    Porra, V
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 545 - 548
  • [19] VLSI implementation of Cellular Neural Network Universal Machine
    Paasio, A
    Dawidziuk, A
    Porra, V
    ICECS 96 - PROCEEDINGS OF THE THIRD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2, 1996, : 414 - 416
  • [20] A CMOS VLSI IMPLEMENTATION OF AN ASYNCHRONOUS ALU
    GARSIDE, JD
    ASYNCHRONOUS DESIGN METHODOLOGIES, 1993, 28 : 181 - 192
12345