A modified asynchronous chaotic neural network model for VLSI implementation

被引:0
|
作者
Hanagata, M
Horio, Y
机构
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
An asynchronous chaotic neural network model [3] uses spatio-temporal patterns of neural activities for computation. The output of the neuron in the model is an impulse with an analog amplitude. The neuron utilizes the time relations among incoming pulses for information processing. In this paper, the model is modified by using a pulse with finite width instead of the impulse with infinitesimal width in order to implement the model as an integrated circuit form. It is shown that the amplitude of the internal state of the modified model doesn't show a chaotic behavior unlike the original model. However, the intervals of the output pulses express a complex behavior. Furthermore, it is confirmed that the information processing ability of the modified model is equivalent to that of the original model.
引用
收藏
页码:657 / 660
页数:4
相关论文
共 50 条
  • [21] Analog hardware implementation of a mathematical model of an asynchronous chaotic neuron
    Matsuoka, J
    Sekine, Y
    Saeki, K
    Ajhara, K
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2002, E85A (02) : 389 - 394
  • [22] A chaotic neural network for the graph coloring problem in VLSI channel routing
    Gu, SH
    Yu, SN
    2004 INTERNATIONAL CONFERENCE ON COMMUNICATION, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEMS - VOL 2: SIGNAL PROCESSING, CIRCUITS AND SYSTEMS, 2004, : 1094 - 1098
  • [23] ASYNCHRONOUS ARITHMETIC FOR VLSI NEURAL SYSTEMS
    MURRAY, AF
    SMITH, AVW
    ELECTRONICS LETTERS, 1987, 23 (12) : 642 - 643
  • [24] VLSI IMPLEMENTATION OF PULSE DENSITY MODULATED NEURAL NETWORK STRUCTURE
    TOMBERG, J
    RITONIEMI, T
    TENHUNEN, H
    KASKI, K
    1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 2104 - 2107
  • [25] A NEURAL-NETWORK LEARNING ALGORITHM TAILORED FOR VLSI IMPLEMENTATION
    HOLLIS, PW
    PAULOS, JJ
    IEEE TRANSACTIONS ON NEURAL NETWORKS, 1994, 5 (05): : 784 - 791
  • [26] An analog VLSI pulsed neural network implementation for image segmentation
    Matolin, D
    Schreiter, J
    Getzlaff, S
    Schüffny, R
    INTERNATIONAL CONFERENCE ON PARALLEL COMPUTING IN ELECTRICAL ENGINEERING, 2004, : 51 - 55
  • [27] VLSI implementation of a programmable current-mode neural network
    Ota, Yasuhiro
    Wilamowski, Bogdan M.
    Artificial Neural Networks in Engineering - Proceedings (ANNIE'94), 1994, 4 : 71 - 76
  • [28] A Hardware Implementation Method of the Aihara Chaotic Neural Network
    Xu, Guizhi
    Yang, Zhao
    Luo, Jie
    2016 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC), 2016, : 1118 - 1121
  • [29] Adaptive chaotic controlling method of a chaotic neural network model
    Wang, LD
    Duan, SK
    Liu, GY
    ADVANCES IN NEURAL NETWORKS - ISNN 2005, PT 1, PROCEEDINGS, 2005, 3496 : 363 - 368
  • [30] A VLSI neural network processor based on hippocampal model
    Tsai, RH
    Sheu, BJ
    Berger, TW
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1998, 15 (02) : 201 - 213