共 50 条
- [41] FPGA implementation of a high-throughput memory-efficient LDPC decoder Xi'an Dianzi Keji Daxue Xuebao, 2008, 3 (427-432):
- [42] Design and ASIC implementation of low memory high throughput reconfigurable LDPC decoder Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2014, 36 (10): : 2287 - 2292
- [43] Split-row: A reduced complexity, high throughput LDPC decoder architecture PROCEEDINGS 2006 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2007, : 320 - 325
- [45] Design of high-Throughput QC-LDPC Decoder for WiMAX standard 2013 21ST IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2013,
- [47] Configurable, high throughput, irregular LDPC decoder architecture: Tradeoff analysis and implementation IEEE 17TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS, 2006, : 360 - +
- [48] Latency-Optimized Stochastic LDPC Decoder for High-Throughput Applications 2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 3044 - 3047
- [49] Scalable, High Throughput LDPC Decoder for WiMAX (802.16e) Applications ADVANCES IN COMPUTING AND COMMUNICATIONS, PT 2, 2011, 191 : 374 - +
- [50] High-Throughput Low-Power LDPC Decoder and Code Design 2011 IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE (GLOBECOM 2011), 2011,