High Throughput LDPC Decoder on GPU

被引:27
|
作者
Lin, Yong [1 ]
Niu, Wensheng [2 ]
机构
[1] Ningxia Normal Univ, Dept Phys & Informat Engn, Guyuan 756000, Peoples R China
[2] Xidian Univ, Sch Comp Sci & Engn, Xian 710071, Peoples R China
关键词
CUDA; decoding; GPU; parallel processing; LDPC code; PARITY-CHECK CODES; SHANNON LIMIT;
D O I
10.1109/LCOMM.2014.010214.132406
中图分类号
TN [电子技术、通信技术];
学科分类号
0809 ;
摘要
The available Lower Density Parity Check (LDPC) decoders on Graphics Processing Unit (GPU) do not simultaneously read and write contiguous data blocks in memory because of the random nature of LDPC codes. One of these two operations has to be performed using noncontiguous accesses, resulting in long access time. To overcome this issue, we designed a multi-codeword parallel decoder with fully coalesced memory access. To test the performance of the method, we applied the method using an 8-bit compact data. The experimental results demonstrated that the method achieved more than 550Mbps throughput on Compute Unified Device Architecture (CUDA) enabled GPU.
引用
收藏
页码:344 / 347
页数:4
相关论文
共 50 条
  • [41] FPGA implementation of a high-throughput memory-efficient LDPC decoder
    School of Electronic Engineering, Xidian Univ., Xi'an 710071, China
    不详
    Xi'an Dianzi Keji Daxue Xuebao, 2008, 3 (427-432):
  • [42] Design and ASIC implementation of low memory high throughput reconfigurable LDPC decoder
    Luan, Zhi-Bin
    Pei, Yu-Kui
    Ge, Ning
    Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2014, 36 (10): : 2287 - 2292
  • [43] Split-row: A reduced complexity, high throughput LDPC decoder architecture
    PROCEEDINGS 2006 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2007, : 320 - 325
  • [44] Design of a High-Throughput QC-LDPC Decoder With TDMP Scheduling
    Zhao, Ming
    Zhang, Xiaolin
    Zhao, Ling
    Lee, Chen
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2015, 62 (01) : 56 - 60
  • [45] Design of high-Throughput QC-LDPC Decoder for WiMAX standard
    Heidari, Tahere
    Jannesari, Abumoslem
    2013 21ST IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2013,
  • [46] High-Throughput LDPC Decoder on Low-Power Embedded Processors
    Le Gal, Bertrand
    Jego, Christophe
    IEEE COMMUNICATIONS LETTERS, 2015, 19 (11) : 1861 - 1864
  • [47] Configurable, high throughput, irregular LDPC decoder architecture: Tradeoff analysis and implementation
    Karkooti, Marjan
    Radosavljevic, Predrag
    Cavallaro, Joseph R.
    IEEE 17TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS, 2006, : 360 - +
  • [48] Latency-Optimized Stochastic LDPC Decoder for High-Throughput Applications
    Wu, Di
    Chen, Yun
    Zhang, Qichen
    Zheng, Lirong
    Zeng, Xiaoyang
    Ueng, Yeong-luh
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 3044 - 3047
  • [49] Scalable, High Throughput LDPC Decoder for WiMAX (802.16e) Applications
    Awais, Muhammad
    Singh, Ashwani
    Masera, Guido
    ADVANCES IN COMPUTING AND COMMUNICATIONS, PT 2, 2011, 191 : 374 - +
  • [50] High-Throughput Low-Power LDPC Decoder and Code Design
    Henige, Thomas
    Abu-Surra, Shadi
    Pisek, Eran
    2011 IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE (GLOBECOM 2011), 2011,