High Throughput LDPC Decoder on GPU

被引:27
|
作者
Lin, Yong [1 ]
Niu, Wensheng [2 ]
机构
[1] Ningxia Normal Univ, Dept Phys & Informat Engn, Guyuan 756000, Peoples R China
[2] Xidian Univ, Sch Comp Sci & Engn, Xian 710071, Peoples R China
关键词
CUDA; decoding; GPU; parallel processing; LDPC code; PARITY-CHECK CODES; SHANNON LIMIT;
D O I
10.1109/LCOMM.2014.010214.132406
中图分类号
TN [电子技术、通信技术];
学科分类号
0809 ;
摘要
The available Lower Density Parity Check (LDPC) decoders on Graphics Processing Unit (GPU) do not simultaneously read and write contiguous data blocks in memory because of the random nature of LDPC codes. One of these two operations has to be performed using noncontiguous accesses, resulting in long access time. To overcome this issue, we designed a multi-codeword parallel decoder with fully coalesced memory access. To test the performance of the method, we applied the method using an 8-bit compact data. The experimental results demonstrated that the method achieved more than 550Mbps throughput on Compute Unified Device Architecture (CUDA) enabled GPU.
引用
收藏
页码:344 / 347
页数:4
相关论文
共 50 条
  • [31] High Throughput Low Latency LDPC Decoding on GPU for SDR Systems
    Wang, Guohui
    Wu, Michael
    Yin, Bei
    Cavallaro, Joseph R.
    2013 IEEE GLOBAL CONFERENCE ON SIGNAL AND INFORMATION PROCESSING (GLOBALSIP), 2013, : 1258 - 1261
  • [32] 4.7-Gb/s LDPC Decoder on GPU
    Yuan, Jinyang
    Sha, Jin
    IEEE COMMUNICATIONS LETTERS, 2018, 22 (03) : 478 - 481
  • [33] Design of GPU-Based Platform for LDPC Decoder
    Chang, Cheng-Chun
    Huang, Min-Yu
    Chang, Yang-Lang
    2011 IEEE INTERNATIONAL GEOSCIENCE AND REMOTE SENSING SYMPOSIUM (IGARSS), 2011, : 3429 - 3432
  • [34] Implementation of a High Throughput 3GPP Turbo Decoder on GPU
    Michael Wu
    Yang Sun
    Guohui Wang
    Joseph R. Cavallaro
    Journal of Signal Processing Systems, 2011, 65 : 171 - 183
  • [35] Multi-Gbps LDPC Decoder on GPU Devices
    Dai, Jingxin
    Yin, Hang
    Lv, Yansong
    Xu, Weizhang
    Yang, Zhanxin
    ELECTRONICS, 2022, 11 (21)
  • [36] Implementation of a High Throughput 3GPP Turbo Decoder on GPU
    Wu, Michael
    Sun, Yang
    Wang, Guohui
    Cavallaro, Joseph R.
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2011, 65 (02): : 171 - 183
  • [37] A High-Throughput LDPC Decoder Architecture for High-Rate WPAN Systems
    Baek, Kyung-Il
    Lee, Hanho
    Choi, Chang-Seok
    Kim, Sangmin
    Sobelman, Gerald E.
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 1311 - 1314
  • [38] A Study Into High-Throughput Decoder Architectures For High-Rate LDPC Codes
    Ueng, Yeong-Luh
    Cheng, Chung-Chao
    2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2012, : 347 - 350
  • [39] R-LDPC: Refining Behavior Descriptions in HLS to Implement High-throughput LDPC Decoder
    Zhang, Yifan
    Cao, Qiang
    Yao, Jie
    Jiang, Hong
    2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2023,
  • [40] A High-Throughput QC-LDPC Decoder for Near Earth Application
    Li, Shixian
    Zhang, Qichen
    Chen, Yun
    Zeng, Xiaoyang
    2018 IEEE 23RD INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING (DSP), 2018,