The Impact of La-doping on the Reliability of Low Vth High-k/Metal Gate nMOSFETs under Various Gate Stress Conditions

被引：0
|
作者：
Kang, C. Y. [1 ]
Young, C. D. [1 ]
Huang, J. [1 ]
Kirsch, P. [1 ]
Heh, D. [1 ]
Sivasubramani, P. [1 ]
Park, H. K. [1 ]
Bersuker, G. [1 ]
Lee, B. H. [1 ]
Choi, H. S. [2 ]
Lee, K. T. [2 ]
Jeong, Y-H. [2 ]
Lichtenwalner, J. [3 ]
Kingon, A. I. [3 ]
Tseng, H-H [1 ]
Jammy, R. [1 ]
机构：
[1] SEMATECH, 2706 Montopolis Dr, Austin, TX 78741 USA
[2] Pohang Univ Sci & Technol, Dept Elect Engn, Pohang, South Korea
[3] N Carolina State Univ, Dept Mat Sci & Engn, Raleigh, NC 27695 USA
来源：
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST | 2008年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
La-doped HfSiO samples show lower threshold voltage (V-th) and gate current (I-gate), which is attributed to dipole formation at the high-k/SiO2 interface. At low and intermediate field stress, La-doped devices exhibit better immunity to positive bias temperature instability (PBTI) due to their lower charge trapping efficiency than the control HfSiO, which mainly results from a dipole-induced greater barrier offset. However, the primary cause for defect generation at high field stress is attributed to the La atoms in the interfacial SiO2 layer. By optimizing the technique to incorporate nitrogen into the bottom interface, this high field reliability issue can be minimized while maintaining good device
引用
收藏
页码：115 / +
页数：3
相关论文
共 50 条
  • [31] Novel STI Technology for Enhancing Reliability of High-k/Metal Gate DRAM
    Park, Hyojin
    Kil, Gyuhyun
    Sung, Wonju
    Han, Junghoon
    Song, Jungwoo
    Choi, Byoungdeog
    IEEE ACCESS, 2024, 12 : 139427 - 139434
  • [32] Influence of Frequency Dependent Time to Breakdown on High-K/Metal Gate Reliability
    Knebel, Steve
    Kupke, Steve
    Schroeder, Uwe
    Slesazeck, Stefan
    Mikolajick, Thomas
    Agaiby, Rimoon
    Trentzsch, Martin
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (07) : 2368 - 2371
  • [33] Channel Hot-Carrier Degradation Characteristics and Trap Activities of High-k/Metal Gate nMOSFETs
    Luo, Weichun
    Yang, Hong
    Wang, Wenwu
    Xu, Hao
    Ren, Shangqing
    Tang, Bo
    Tang, Zhaoyun
    Xu, Jing
    Yan, Jiang
    Zhao, Chao
    Zhao, Dapeng
    Chen, Dapeng
    Ye, Tianchun
    PROCEEDINGS OF THE 2013 20TH IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA 2013), 2013, : 666 - 669
  • [34] Gate-first High-k/Metal Gate DRAM Technology for Low Power and High Performance Products
    Sung, Minchul
    Jang, Se-Aug
    Lee, Hyunjin
    Ji, Yun-Hyuck
    Kang, Jae-Il
    Jung, Tae-O
    Ahn, Tae-Hang
    Son, Yun-Ik
    Kim, Hyung-Chul
    Lee, Sun-Woo
    Lee, Seung-Mi
    Lee, Jung-Hak
    Baek, Seung-Beom
    Doh, Eun-Hyup
    Cho, Heung-Jae
    Jang, Tae-Young
    Jang, Il-Sik
    Han, Jae-Hwan
    Ko, Kyung-Bo
    Lee, Yu-Jun
    Shin, Su-Bum
    Yu, Jae-Seon
    Cho, Sung-Hyuk
    Han, Ji-Hye
    Kang, Dong-Kyun
    Kim, Jinsung
    Lee, Jae-Sang
    Ban, Keun-Do
    Yeom, Seung-Jin
    Nam, Hyun-Wook
    Lee, Dong-Kyu
    Jeong, Mun-Mo
    Kwak, Byungil
    Park, Jeongsoo
    Choi, Kisik
    Park, Sung-Kye
    Kwak, Noh-Jung
    Hong, Sung-Joo
    2015 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2015,
  • [35] Low-power DRAM-compatible Replacement Gate High-k/Metal Gate Stacks
    Ritzenthaler, R.
    Schram, T.
    Bury, E.
    Spessot, A.
    Caillat, C.
    Srividya, V.
    Sebaai, F.
    Mitard, J.
    Ragnarsson, L. -A.
    Groeseneken, G.
    Horiguchi, N.
    Fazan, P.
    Thean, A.
    SOLID-STATE ELECTRONICS, 2013, 84 : 22 - 27
  • [36] Single metal gate on high-k gate stacks for 45nm low power CMOS
    Taylor, W. J., Jr.
    Capasso, C.
    Min, B.
    Winstead, B.
    Verret, E.
    Loiko, K.
    Gilmer, D.
    Hegde, R. I.
    Schaeffer, J.
    Luckowski, E.
    Martinez, A.
    Raymond, M.
    Happ, C.
    Triyoso, D. H.
    Kalpat, S.
    Haggag, A.
    Roan, D.
    Nguyen, J. -Y.
    La, L. B.
    Hebert, L.
    Smith, J.
    Jovanovic, D.
    Burnett, D.
    Foisy, M.
    Cave, N.
    Tobin, P. J.
    Samavedam, S. B.
    White, B. E., Jr.
    Venkatesan, S.
    2006 INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2006, : 366 - +
  • [37] Low VT metal-gate/high-k nMOSFETs -: PBTI dependence and VT tune-ability on La/Dy-capping layer locations and laser annealing conditions
    Chang, S. Z.
    Hoffmann, T. Y.
    Yu, H. Y.
    Aoulaiche, M.
    Rohr, E.
    Adelmann, C.
    Kaczer, B.
    Delabie, A.
    Favia, P.
    Van Elshoct, S.
    Kubicek, S.
    Scharm, T.
    Witters, T.
    Ragnarsson, L. -A.
    Wang, X. P.
    Cho, H. -J.
    Mueller, M.
    Chiarella, T.
    Absil, P.
    Biesemans, S.
    2008 SYMPOSIUM ON VLSI TECHNOLOGY, 2008, : 49 - +
  • [38] Time-Dependent Dielectric Breakdown of La2O3-Doped High-k/Metal Gate Stacked NMOSFETs
    Han, In-Shik
    Choi, Won-Ho
    Kwon, Hyuk-Min
    Na, Min-Ki
    Zhang, Ying-Ying
    Kim, Yong-Goo
    Wang, Jin-Suk
    Kang, Chang Yong
    Bersuker, Gennadi
    Lee, Byoung Hun
    Jeong, Yoon Ha
    Lee, Hi-Deok
    Jammy, Raj
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (03) : 298 - 301
  • [39] A New Method for Enhancing High-k/Metal-Gate Stack Performance and Reliability for High-k Last Integration
    Yew, K. S.
    Ang, D. S.
    Tang, L. J.
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (02) : 295 - 297
  • [40] Degradation of reliability of high-k gate dielectrics caused by point defects and residual stress
    Miura, Hideo
    Suzuki, Ken
    Ikoma, Toru
    Samukawa, Seiji
    Yoshikawa, Hideki
    Ueda, Shigenori
    Yamashita, Yoshiyuki
    Kobayashi, Keisuke
    2008 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 46TH ANNUAL, 2008, : 713 - +
12345