The Impact of La-doping on the Reliability of Low Vth High-k/Metal Gate nMOSFETs under Various Gate Stress Conditions

被引：0

作者：

Kang, C. Y. ^{[1
]}

Young, C. D. ^{[1
]}

Huang, J. ^{[1
]}

Kirsch, P. ^{[1
]}

Heh, D. ^{[1
]}

Sivasubramani, P. ^{[1
]}

Park, H. K. ^{[1
]}

Bersuker, G. ^{[1
]}

Lee, B. H. ^{[1
]}

Choi, H. S. ^{[2
]}

Lee, K. T. ^{[2
]}

Jeong, Y-H. ^{[2
]}

Lichtenwalner, J. ^{[3
]}

Kingon, A. I. ^{[3
]}

Tseng, H-H ^{[1
]}

Jammy, R. ^{[1
]}

机构：

[1] SEMATECH, 2706 Montopolis Dr, Austin, TX 78741 USA

[2] Pohang Univ Sci & Technol, Dept Elect Engn, Pohang, South Korea

[3] N Carolina State Univ, Dept Mat Sci & Engn, Raleigh, NC 27695 USA

来源：

IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2008, TECHNICAL DIGEST | 2008年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

La-doped HfSiO samples show lower threshold voltage (V-th) and gate current (I-gate), which is attributed to dipole formation at the high-k/SiO2 interface. At low and intermediate field stress, La-doped devices exhibit better immunity to positive bias temperature instability (PBTI) due to their lower charge trapping efficiency than the control HfSiO, which mainly results from a dipole-induced greater barrier offset. However, the primary cause for defect generation at high field stress is attributed to the La atoms in the interfacial SiO2 layer. By optimizing the technique to incorporate nitrogen into the bottom interface, this high field reliability issue can be minimized while maintaining good device

引用

页码：115 / +

页数：3

共 50 条

[11] Gate Stack Process Optimization for TDDB Improvement in 28nm High-k/Metal Gate nMOSFETs
Lee, Kyong Taek
Kim, Hyunjin
Park, Junekyun
Park, Jongwoo
2012 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2012,
[12] Review of reliability issues in high-k/metal gate stacks
Degraeve, R.
Aoulaiche, M.
Kaczer, B.
Roussel, Ph.
Kauerauf, T.
Sahhaf, S.
Groeseneken, G.
IPFA 2008: PROCEEDINGS OF THE 15TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2008, : 239 - +
[13] Performance and reliability of advanced High-K/Metal gate stacks
Garros, X.
Casse, M.
Reimbold, G.
Rafik, M.
Martin, F.
Andrieu, F.
Cosnier, V.
Boulanger, F.
MICROELECTRONIC ENGINEERING, 2009, 86 (7-9) : 1609 - 1614
[14] Positive Bias Temperature Instability Effects in advanced High-k Metal Gate NMOSFETs
Ioannou, D. P.
Mittl, S.
LaRosa, G.
2008 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT, 2008, : 55 - 57
[15] Analysis of the Reliability Impact on High-k Metal Gate SRAM with Assist-Circuit
Chiu, Y. T.
Wang, Y. F.
Lee, Y. -H.
Liang, Y. C.
Wang, T. C.
Wu, S. Y.
Hsieh, C. C.
Wu, K.
2014 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2014,
[16] Reliability of Metal Gate / High-k devices and its impact on CMOS technology scaling
Andreas Kerber
MRS Advances, 2017, 2 (52) : 2973 - 2982
[17] Electrical reliability aspects of HfO2 high-k gate dielectrics with TaN metal gate electrodes under constant voltage stress
Chatterjee, S
Kuo, Y
Lu, J
Tewg, JY
Majhi, P
MICROELECTRONICS RELIABILITY, 2006, 46 (01) : 69 - 76
[18] Single metal/dual high-k gate stack with low Vth and precise gate profile control for highly manufacturable aggressively scaled CMISFETs
Mise, N.
Morooka, T.
Eimori, T.
Kamiyarna, S.
Murayama, K.
Sato, M.
Ono, T.
Nara, Y.
Ohji, Y.
2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 527 - +
[19] Study of Reliability Physics on High-k/Metal Gate and Power devices
Niwa, M.
PROCEEDINGS OF THE 22ND INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA 2015), 2015, : 484 - 487
[20] Impact of Area Scaling on Threshold Voltage Lowering in La-Containing High-k/Metal Gate NMOSFETs Fabricated on (100) and (110)Si
Inoue, M.
Satoh, Y.
Kadoshima, M.
Sakashita, S.
Kawahara, T.
Anma, M.
Nakagawa, R.
Umeda, H.
Matsuyama, S.
Fujimoto, H.
Miyatake, H.
2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2009, : 40 - +

← 1 2 3 4 5 →