Automated test generation and test point selection for specification test of analog circuits

被引:0
|
作者
Halder, A [1 ]
Chatterjee, A [1 ]
机构
[1] Georgia Inst Technol, Sch ECE, Atlanta, GA 30332 USA
关键词
specification testing; automated test generation; parametric failure; test point selection;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, a new automated test generation and concurrent test point selection algorithm for specification based testing of analog circuits is presented. The proposed approach co-optimizes the construction of a multi-tone sinusoidal test stimulus and the selection of the best set of test response observation points. The circuit specifications are predicted accurately from the test response using a prior algorithm. This prediction is based on a statistical regression based mapping of the test response waveform to the specifications of the circuit under test. The test generation and test point selection process tries to maximize the accuracy of specification prediction using the above mapping. Pass/fail test decisions are made using the predicted specifications. Simulation results show excellent performance of the proposed algorithms.
引用
收藏
页码:401 / 406
页数:6
相关论文
共 50 条
  • [41] Constrained specification-based test stimulus generation for analog circuits using nonlinear performance prediction models
    Bhattacharya, S
    Chatterjee, A
    FIRST IEEE INTERNATION WORKSHOP ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2002, : 25 - 29
  • [42] Automated Test Generation for Debugging Multiple Bugs in Arithmetic Circuits
    Farahmandi, Farimah
    Mishra, Prabhat
    IEEE TRANSACTIONS ON COMPUTERS, 2019, 68 (02) : 182 - 197
  • [43] Chaotic binary bat algorithm for analog test point selection
    Dongsheng Zhao
    Yuzhu He
    Analog Integrated Circuits and Signal Processing, 2015, 84 : 201 - 214
  • [44] Chaotic binary bat algorithm for analog test point selection
    Zhao, Dongsheng
    He, Yuzhu
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2015, 84 (02) : 201 - 214
  • [45] Optimization of test signals for analog circuits
    Guliashki, V
    Burdiek, B
    Mathis, W
    TELSIKS 2003: 6TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS IN MODERN SATELLITE, CABLE AND BROADCASTING SERVICE, VOLS 1 AND 2, PROCEEDINGS OF PAPERS, 2003, : 133 - 136
  • [46] Double-fault detection at one test point of analog circuits
    Zhu, Mingying
    Li, Yufan
    Huanan Ligong Daxue Xuebao/Journal of South China University of Technology (Natural Science), 1999, 27 (01): : 10 - 13
  • [47] RF/analog test of circuits and systems
    Huetmaker, M.S.
    Proceedings of the IEEE VLSI Test Symposium, 2000,
  • [48] Automatic selection of test frequencies for the diagnosis of soft faults in analog circuits
    Alippi, C
    Catelani, M
    Fort, A
    Mugnaini, M
    IMTC 2002: PROCEEDINGS OF THE 19TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1 & 2, 2002, : 1503 - 1508
  • [49] Test points selection process and diagnosability analysis of analog integrated circuits
    Huang, WH
    Wey, CL
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1998, : 582 - 587
  • [50] Automated Test Case Generation from Input Specification in Natural Language
    Li, Tianyu
    Lu, Xiuwen
    Xu, Hui
    2022 IEEE INTERNATIONAL SYMPOSIUM ON SOFTWARE RELIABILITY ENGINEERING WORKSHOPS (ISSREW 2022), 2022, : 258 - 261