Automated test generation and test point selection for specification test of analog circuits

被引:0
|
作者
Halder, A [1 ]
Chatterjee, A [1 ]
机构
[1] Georgia Inst Technol, Sch ECE, Atlanta, GA 30332 USA
关键词
specification testing; automated test generation; parametric failure; test point selection;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, a new automated test generation and concurrent test point selection algorithm for specification based testing of analog circuits is presented. The proposed approach co-optimizes the construction of a multi-tone sinusoidal test stimulus and the selection of the best set of test response observation points. The circuit specifications are predicted accurately from the test response using a prior algorithm. This prediction is based on a statistical regression based mapping of the test response waveform to the specifications of the circuit under test. The test generation and test point selection process tries to maximize the accuracy of specification prediction using the above mapping. Pass/fail test decisions are made using the predicted specifications. Simulation results show excellent performance of the proposed algorithms.
引用
收藏
页码:401 / 406
页数:6
相关论文
共 50 条
  • [11] Test point selection for analog integrated circuit
    Sun, Xiu-Bin
    Chen, Guang-Ju
    Xie, Yong-Le
    Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2004, 26 (04): : 645 - 650
  • [12] Methods for the automated selection of test frequencies for fault diagnosis in analog electronic circuits: a comparison
    Alippi, C
    Catelani, M
    Fort, A
    Mugnaini, M
    IMTC/O3: PROCEEDINGS OF THE 20TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2003, : 60 - 64
  • [13] Structure-based specification-constrained test frequency generation for linear analog circuits
    Chang, SJ
    Lee, CL
    Chen, JE
    JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2003, 19 (04) : 637 - 651
  • [14] Next Generation Test Generator (NGTG) for analog circuits
    Venetsky, L
    Singer, S
    AUTOTESTCON '97 - IEEE SYSTEMS READINESS TECHNOLOGY CONFERENCE, 1997 IEEE AUTOTESTCON PROCEEDINGS, 1997, : 113 - 120
  • [15] Test generation of analog switched-current circuits
    Wang, CP
    Wey, CL
    PROCEEDINGS OF THE FIFTH ASIAN TEST SYMPOSIUM (ATS '96), 1996, : 276 - 281
  • [16] Dynamic test set generation for analog circuits and systems
    Huynh, S
    Kim, SW
    Soma, M
    Zhang, JY
    SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, 1998, : 360 - 365
  • [17] A test point selection approach for DC analog circuits with large number of predefined faults
    Khanlari, Masoumeh
    Ehsanian, Mehdi
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2020, 102 (01) : 225 - 235
  • [18] A test point selection approach for DC analog circuits with large number of predefined faults
    Masoumeh Khanlari
    Mehdi Ehsanian
    Analog Integrated Circuits and Signal Processing, 2020, 102 : 225 - 235
  • [19] Test Point Selection of Analog Circuits Based on Fuzzy Theory and Ant Colony Algorithm
    Zhang Chao-jie
    He Guo
    Liang Shu-hai
    2008 IEEE AUTOTESTCON, VOLS 1 AND 2, 2008, : 197 - 201
  • [20] Test point selection of analog circuits using enhanced particle swarm optimization algorithm
    Zhang, Chaojie
    He, Guo
    Liang, Shuhai
    Chen, Guojun
    Huazhong Keji Daxue Xuebao (Ziran Kexue Ban)/Journal of Huazhong University of Science and Technology (Natural Science Edition), 2009, 37 (11): : 31 - 34