Automated test generation and test point selection for specification test of analog circuits

被引:0
|
作者
Halder, A [1 ]
Chatterjee, A [1 ]
机构
[1] Georgia Inst Technol, Sch ECE, Atlanta, GA 30332 USA
关键词
specification testing; automated test generation; parametric failure; test point selection;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, a new automated test generation and concurrent test point selection algorithm for specification based testing of analog circuits is presented. The proposed approach co-optimizes the construction of a multi-tone sinusoidal test stimulus and the selection of the best set of test response observation points. The circuit specifications are predicted accurately from the test response using a prior algorithm. This prediction is based on a statistical regression based mapping of the test response waveform to the specifications of the circuit under test. The test generation and test point selection process tries to maximize the accuracy of specification prediction using the above mapping. Pass/fail test decisions are made using the predicted specifications. Simulation results show excellent performance of the proposed algorithms.
引用
收藏
页码:401 / 406
页数:6
相关论文
共 50 条
  • [31] Test generation based diagnosis of device parameters for analog circuits
    Cherubal, S
    Chatterjee, A
    DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 596 - 602
  • [32] Optimization-based multifrequency test generation for analog circuits
    Abderrahman, A
    Cerny, E
    Kaminska, B
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1996, 9 (1-2): : 59 - 73
  • [33] Automatic test generation for maximal diagnosis of linear analog circuits
    Mir, S
    Lubaszewski, M
    Kolarik, V
    Courtois, B
    EUROPEAN DESIGN & TEST CONFERENCE 1996 - ED&TC 96, PROCEEDINGS, 1996, : 254 - 258
  • [34] Test generation for analog circuits using partial numerical simulation
    Variyam, PN
    Hou, JW
    Chatterjee, A
    TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1999, : 597 - 602
  • [35] CLP-based multifrequency test generation for analog circuits
    Abderrahman, A
    Cerny, E
    Kaminska, B
    15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, : 158 - 165
  • [36] Test generation for linear time-invariant analog circuits
    Pan, CY
    Cheng, KT
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 1999, 46 (05) : 554 - 564
  • [37] Dynamic Test Scheduling for Analog Circuits for Improved Test Quality
    Yilmaz, Ender
    Ozev, Sule
    2008 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2008, : 227 - 233
  • [38] Specification based digital compatible built-in test of embedded analog circuits
    Halder, A
    Chatterjee, A
    10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2001, : 344 - 349
  • [39] Specification test coverage adequacy criteria = specification test generation inadequacy criteria?
    Heimdahl, MPE
    George, D
    Weber, R
    EIGHTH IEEE INTERNATIONAL SYMPOSIUM ON HIGH ASSURANCE SYSTEMS ENGINEERING, PROCEEDINGS, 2004, : 178 - 186
  • [40] Fsm Test: functional test generation for sequential circuits
    Politecnico di Milano, Milano, Italy
    Integr VLSI J, 3 (303-325):