Test points selection process and diagnosability analysis of analog integrated circuits

被引:5
|
作者
Huang, WH [1 ]
Wey, CL [1 ]
机构
[1] Michigan State Univ, Dept Elect Engn, E Lansing, MI 48824 USA
关键词
D O I
10.1109/ICCD.1998.727113
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Fault diagnosability analysis is an approach to enhancing the diagnosability of a circuit. Whereas the design for diagnosability ensures that the test points are properly selected and the generation of diagnostic tests is considerably simplified, diagnosability analysis is used to locate sections of a circuit having poor diagnosability. The information allows estimation of a circuit's diagnosability before the fault diagnosis is attempted. Hence any potential problem can be located early on the design phase, allowing modifications to be introduced to improve the final diagnosability. This pager presents a simple diagnosability analysis process in which the diagnosability of a circuit is measured from a graph that describes the circuit topology and a given set of test points, where no circuit simulation is needed. In addition, a simple algorithm is also presented to select a minimum set of test points and their locations for achieving the desired diagnosability.
引用
收藏
页码:582 / 587
页数:6
相关论文
共 50 条
  • [1] Improving the Diagnosability of Business Process Management Systems Using Test Points
    Borrego, D.
    Teresa Gomez-Lopez, Maria
    Gasca, R. M.
    Ceballos, R.
    BUSINESS PROCESS MANAGEMENT WORKSHOPS, 2011, 66 : 194 - 200
  • [2] Symbolic analysis of analog integrated circuits
    Prince, CF
    Vasudevan, V
    ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 167 - 172
  • [3] Model-based test for analog integrated circuits
    Barford, Lee
    Tufillaro, Nick
    Jefferson, Stan
    Khoche, Ajay
    2007 IEEE INSTRUMENTATION & MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-5, 2007, : 393 - +
  • [4] Automated test pattern generation for analog integrated circuits
    Verhaegen, W
    VanderPlas, G
    Gielen, G
    15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, : 296 - 301
  • [5] Iterative test-point selection for analog circuits
    vanSpaandonk, J
    Kevenaar, TAM
    14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1996, : 66 - 71
  • [6] Test Points Selection for Analog Fault Dictionary Techniques
    Chenglin Yang
    Shulin Tian
    Bing Long
    Journal of Electronic Testing, 2009, 25 : 157 - 168
  • [7] An approach for selection of test points for analog fault diagnosis
    Pinjala, KK
    Kim, BC
    18TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2003, : 287 - 294
  • [8] Test Points Selection for Analog Fault Dictionary Techniques
    Yang, Chenglin
    Tian, Shulin
    Long, Bing
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2009, 25 (2-3): : 157 - 168
  • [9] Test Flow Selection for Stacked Integrated Circuits
    SenGupta, Breeta
    Nikolov, Dimitar
    Dash, Assmitra
    Larsson, Erik
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2019, 35 (04): : 425 - 440
  • [10] Test point selection for analog integrated circuit
    Sun, Xiu-Bin
    Chen, Guang-Ju
    Xie, Yong-Le
    Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2004, 26 (04): : 645 - 650