Test points selection process and diagnosability analysis of analog integrated circuits

被引:5
|
作者
Huang, WH [1 ]
Wey, CL [1 ]
机构
[1] Michigan State Univ, Dept Elect Engn, E Lansing, MI 48824 USA
关键词
D O I
10.1109/ICCD.1998.727113
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Fault diagnosability analysis is an approach to enhancing the diagnosability of a circuit. Whereas the design for diagnosability ensures that the test points are properly selected and the generation of diagnostic tests is considerably simplified, diagnosability analysis is used to locate sections of a circuit having poor diagnosability. The information allows estimation of a circuit's diagnosability before the fault diagnosis is attempted. Hence any potential problem can be located early on the design phase, allowing modifications to be introduced to improve the final diagnosability. This pager presents a simple diagnosability analysis process in which the diagnosability of a circuit is measured from a graph that describes the circuit topology and a given set of test points, where no circuit simulation is needed. In addition, a simple algorithm is also presented to select a minimum set of test points and their locations for achieving the desired diagnosability.
引用
收藏
页码:582 / 587
页数:6
相关论文
共 50 条
  • [31] Automatic selection of test frequencies for the diagnosis of soft faults in analog circuits
    Alippi, C
    Catelani, M
    Fort, A
    Mugnaini, M
    IMTC 2002: PROCEEDINGS OF THE 19TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1 & 2, 2002, : 1503 - 1508
  • [32] Automated selection of test frequencies for fault diagnosis in analog electronic circuits
    Alippi, C
    Catelani, M
    Fort, A
    Mugnaini, M
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2005, 54 (03) : 1033 - 1044
  • [33] DIAGNOSABILITY OF ANALOG CIRCUITS PACKAGED AS MULTIELEMENT 2-TERMINAL BRANCHES
    BOROVSKIKH, LP
    CHITASHVILI, NG
    AUTOMATION AND REMOTE CONTROL, 1990, 51 (05) : 689 - 693
  • [34] Final Electrical Test Process Enhancement for Integrated Circuits
    Srisawat, Thikhamporn
    Chutima, Parames
    2019 IEEE 6TH INTERNATIONAL CONFERENCE ON INDUSTRIAL ENGINEERING AND APPLICATIONS (ICIEA), 2019, : 17 - 21
  • [35] PROCESS TEST CHIP FOR JOSEPHSON INTEGRATED-CIRCUITS
    KLEPNER, SP
    IEEE TRANSACTIONS ON MAGNETICS, 1981, 17 (01) : 282 - 285
  • [36] Fault and test-process modelling for integrated circuits
    Povazanec, J
    Musil, V
    JOURNAL OF SYSTEMS ARCHITECTURE, 1997, 43 (1-5) : 123 - 127
  • [37] Selection of Optimum Test Points set for Analog Faults Dictionary Techniques
    Yang, ChengLin
    Tian, ShuLin
    Long, Bing
    2008 7TH WORLD CONGRESS ON INTELLIGENT CONTROL AND AUTOMATION, VOLS 1-23, 2008, : 4970 - 4975
  • [38] A new test points selection method for analog fault dictionary techniques
    Dongsheng Zhao
    Yuzhu He
    Analog Integrated Circuits and Signal Processing, 2015, 82 : 435 - 448
  • [39] A new test points selection method for analog fault dictionary techniques
    Zhao, Dongsheng
    He, Yuzhu
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2015, 82 (02) : 435 - 448
  • [40] Analog Circuits Test by Using Principal Component Analysis
    Zhang, Chaojie
    Chang, Guanghui
    ADVANCES IN MECHATRONICS AND CONTROL ENGINEERING, PTS 1-3, 2013, 278-280 : 709 - 713