Test points selection process and diagnosability analysis of analog integrated circuits

被引:5
|
作者
Huang, WH [1 ]
Wey, CL [1 ]
机构
[1] Michigan State Univ, Dept Elect Engn, E Lansing, MI 48824 USA
关键词
D O I
10.1109/ICCD.1998.727113
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Fault diagnosability analysis is an approach to enhancing the diagnosability of a circuit. Whereas the design for diagnosability ensures that the test points are properly selected and the generation of diagnostic tests is considerably simplified, diagnosability analysis is used to locate sections of a circuit having poor diagnosability. The information allows estimation of a circuit's diagnosability before the fault diagnosis is attempted. Hence any potential problem can be located early on the design phase, allowing modifications to be introduced to improve the final diagnosability. This pager presents a simple diagnosability analysis process in which the diagnosability of a circuit is measured from a graph that describes the circuit topology and a given set of test points, where no circuit simulation is needed. In addition, a simple algorithm is also presented to select a minimum set of test points and their locations for achieving the desired diagnosability.
引用
收藏
页码:582 / 587
页数:6
相关论文
共 50 条
  • [21] Simulation of the test process for analogue integrated circuits
    Povazanec, J
    Musil, V
    Kaderka, J
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 711 - 714
  • [22] A test points selection method for analog fault dictionary techniques
    Chenglin Yang
    Shulin Tian
    Bing Long
    Fang Chen
    Analog Integrated Circuits and Signal Processing, 2010, 63 : 349 - 357
  • [23] A test points selection method for analog fault dictionary techniques
    Yang, Chenglin
    Tian, Shulin
    Long, Bing
    Chen, Fang
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2010, 63 (02) : 349 - 357
  • [24] Fast hierarchical process variability analysis and parametric test development for analog/RF circuits
    Liu, F
    Ozev, S
    2005 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2005, : 161 - 168
  • [25] Selection of the Optimal Sizes of Analog Integrated Circuits by Fuzzy Sets Intersection
    Flores, G.
    Polanco, S.
    Duarte, M. A.
    Tlelo, E.
    de la Fraga, L. G.
    Guerra, I.
    IEEE LATIN AMERICA TRANSACTIONS, 2014, 12 (06) : 1005 - 1011
  • [26] Perturbation analysis of nonlinear distortion in analog integrated circuits
    Buonomo, A
    Lo Schiavo, A
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (08) : 1620 - 1631
  • [27] Improving symbolic analysis in CMOS analog integrated circuits
    Aguila-Meza, J
    Torres-Papaqui, L
    Tlelo-Cuautle, E
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5, PROCEEDINGS, 2004, : 193 - 196
  • [28] Integrated Analog Circuits Analysis Using Companion Models
    Iordache, Mihai
    Stanculescu, Marilena
    Bobaru, Lavinia
    Niculae, Dragos
    Deleanu, Sorin
    2021 12TH INTERNATIONAL SYMPOSIUM ON ADVANCED TOPICS IN ELECTRICAL ENGINEERING (ATEE), 2021,
  • [29] Circuit simplification for the symbolic analysis of analog integrated circuits
    Daems, W
    Gielen, G
    Sansen, W
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (04) : 395 - 407
  • [30] Symbolic sensitivity analysis in the sizing of analog integrated circuits
    Sanabria-Borbon, Adriana C.
    Tlelo-Cuautle, Esteban
    2013 10TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING, COMPUTING SCIENCE AND AUTOMATIC CONTROL (CCE), 2013, : 440 - 444