An 11,424 gate-count dynamic optically reconfigurable gate array with a photodiode memory architecture

被引：0
|
作者：
Seto, Daisaku [1 ]
Watanabe, Minoru [1 ]
机构：
[1] Shizuoka Univ, Hamamatsu, Shizuoka 4328561, Japan
来源：
PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009 | 2009年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The world's largest 11,424 gate-count dynamic optically reconfigurable gate array VLSI chip, which is based on the use of junction capacitance of photodiodes as configuration memory, has been fabricated. The size and process of the VLSI chip are, respectively, a 96.04 mm(2) and a 0.35 mu m-3 metal CMOS process technology. To clarify the availability of the VLSI, this paper shows an experimental result of a long retention time of its photodiode memory architecture.
引用
收藏
页码：117 / 118
页数：2
相关论文
共 50 条
  • [1] An 11,424 gate-count zero-overhead dynamic optically reconfigurable gate array VLSI
    Watanabe, Minoru
    20TH ANNIVERSARY IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2007, : 75 - 78
  • [2] Optical configuration of an 11,424 gate-count dynamic optically reconfigurable gate array using a VCSEL
    Seto, Daisaku
    Watanabe, Minoru
    2008 IEEE/SICE INTERNATIONAL SYMPOSIUM ON SYSTEM INTEGRATION, 2008, : 95 - 99
  • [3] Inversion/Non-inversion Implementation for an 11,424 Gate-Count Dynamic Optically Reconfigurable Gate Array VLSI
    Kato, Shinichi
    Watanabe, Minoru
    EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, PROCEEDINGS, 2009, 5657 : 139 - 148
  • [4] An 11,424-gate dynamic optically reconfigurable gate array VLSI
    Nakajima, Mao
    Watanabe, Minoru
    PROCEEDINGS OF THE 2008 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, 2008, : 293 - 296
  • [5] A 1,632 gate-count Zero-Overhead Dynamic Optically Reconfigurable Gate Array VLSI
    Watanabe, Minoru
    Kobayashi, Fuminori
    RECONFIGURABLE COMPUTING: ARCHITECTURES AND APPLICATIONS, 2006, 3985 : 268 - 273
  • [6] Dynamic optically reconfigurable gate array
    Department of Systems Innovation and Informatics, Kyushu Institute of Technology, 680-4 Kawazu, Iizuka, Fukuoka 820-8502, Japan
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2006, 45 (4 B): : 3510 - 3515
  • [7] Dynamic optically reconfigurable gate array
    Watanabe, Minoru
    Kobayashi, Fuminori
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2006, 45 (4B): : 3510 - 3515
  • [8] A programmable dynamic optically reconfigurable gate array
    Kubota, Shinya
    Watanabe, Minoru
    2009 JOINT IEEE NORTH-EAST WORKSHOP ON CIRCUITS AND SYSTEMS AND TAISA CONFERENCE, 2009, : 332 - 335
  • [9] An improved dynamic optically reconfigurable gate array
    Watanabe, M
    Kobayashi, F
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: NEW FRONTIERS IN VLSI DESIGN, 2005, : 136 - 141
  • [10] Optically reconfigurable gate array
    Mumbru, J
    Panotopoulos, G
    Psaltis, D
    An, X
    Zhou, G
    Mok, F
    29TH APPLIED IMAGERY PATTERN RECOGNITION WORKSHOP, PROCEEDINGS, 2000, : 84 - 84
12345