An 11,424 gate-count dynamic optically reconfigurable gate array with a photodiode memory architecture

被引：0

作者：

Seto, Daisaku ^{[1
]}

Watanabe, Minoru ^{[1
]}

机构：

[1] Shizuoka Univ, Hamamatsu, Shizuoka 4328561, Japan

来源：

PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009 | 2009年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The world's largest 11,424 gate-count dynamic optically reconfigurable gate array VLSI chip, which is based on the use of junction capacitance of photodiodes as configuration memory, has been fabricated. The size and process of the VLSI chip are, respectively, a 96.04 mm(2) and a 0.35 mu m-3 metal CMOS process technology. To clarify the availability of the VLSI, this paper shows an experimental result of a long retention time of its photodiode memory architecture.

引用

页码：117 / 118

页数：2

共 50 条

[41] A 9-context Optically Reconfigurable Gate Array
Mabuchi, Takayuki
Watanabe, Minoru
ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 1 - 4
[42] Optically Reconfigurable Gate Array with a Triple Modular Redundancy
Yoshinaga, Toru
Watanabe, Minoru
2019 6TH INTERNATIONAL CONFERENCE ON SPACE SCIENCE AND COMMUNICATION (ICONSPACE2019), 2019, : 276 - 279
[43] Direct optical communication on an optically reconfigurable gate array
Furukawa, Shinya
Halim, Ili Shairah Abdul
Watanabe, Minoru
Kobayashi, Fuminori
2016 FIFTH INTERNATIONAL CONFERENCE ON FUTURE COMMUNICATION TECHNOLOGIES (FGCT), 2016, : 17 - 20
[44] Optically reconfigurable liquid crystal logic gate array
Wang, YJ
Guo, ZY
Zhang, YX
Zhang, TQ
INTEGRATED OPTOELECTRONICS, 1996, 2891 : 159 - 165
[45] Optically reconfigurable gate array platform for Mono-instruction set computer architecture
Shimba, Hiroki
Watanabe, Minoru
2017 IEEE 7TH ANNUAL COMPUTING AND COMMUNICATION WORKSHOP AND CONFERENCE IEEE CCWC-2017, 2017,
[46] Fault tolerance of a dynamic optically reconfigurable gate array with a one-time writable volume holographic memory
Mabuchi, Takayuk
Miyashiro, Kenji
Watanabe, Minoru
Ogiwara, Akifumi
2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 917 - +
[47] Radiation-hardened optically reconfigurable gate array exploiting holographic memory characteristics
Seto, Daisaku
Watanabe, Minoru
JAPANESE JOURNAL OF APPLIED PHYSICS, 2015, 54 (09)
[48] Programmable optically reconfigurable gate array using a silver-halide holographic memory
Kubota, Shinya
Watanabe, Minoru
2010 15TH OPTOELECTRONICS AND COMMUNICATIONS CONFERENCE (OECC), 2010, : 370 - 371
[49] Investigating the radiation tolerance of a laser array for an optically reconfigurable gate array
Akagi, Kouta
Watanabe, Minoru
2015 20TH MICROOPTICS CONFERENCE (MOC), 2015,
[50] MEMS Dynamic Optically Reconfigurable Gate Array Usable under a Space Radiation Environment
Seto, Daisaku
Watanabe, Minoru
RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2010, 5992 : 134 - 144

← 1 2 3 4 5 →