Design of a reconfigurable processor for NIST prime field ECC

被引：0
|
作者：
Ananyi, Kendall [1 ]
Rakhmatov, Daler [1 ]
机构：
[1] Univ Victoria, ECE Dept, Victoria, BC V8W 2Y2, Canada
来源：
FCCM 2006: 14TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS | 2006年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper describes a reconfigurable processor that provides support for basic elliptic curve cryptographic (ECC) operations over GF(p), such as modular addition, subtraction, multiplication, and inversion. The proposed processor can be configured for any of the five NIST primes with sizes ranging from 192 to 521 bits.
引用
收藏
页码：333 / +
页数：2
相关论文
共 50 条
  • [31] Field programmable processor array: Reconfigurable computing for space
    Donohoe, Gregory W.
    Buehler, David M.
    Hass, K. Joseph
    Walker, William
    2007 IEEE AEROSPACE CONFERENCE, VOLS 1-9, 2007, : 2470 - 2475
  • [32] Design and Implementation of Reconfigurable Stream Processor in Multimedia Applications
    Xiao, Yu
    Liu, Leibo
    Wei, ShaoJun
    2008 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEM, 2008, : 1510 - 1514
  • [33] The design and implementation of a reconfigurable processor for problems of combinatorial computation
    Skliarova, I
    Ferrari, AB
    JOURNAL OF SYSTEMS ARCHITECTURE, 2003, 49 (4-6) : 211 - 226
  • [34] Evaluation and design of processor-like reconfigurable architectures
    Oppold, Tobias
    2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 937 - 938
  • [35] Design of high performance reconfigurable triple DES processor
    Fu, YZ
    Zhang, XJ
    Hao, L
    Proceedings of the 11th Joint International Computer Conference, 2005, : 110 - 113
  • [36] A design environment for processor-like reconfigurable hardware
    Oppold, T
    Schweizer, T
    Kuhn, T
    Rosenstiel, W
    INTERNATIONAL CONFERENCE ON PARALLEL COMPUTING IN ELECTRICAL ENGINEERING, 2004, : 171 - 176
  • [37] Design and implementation of reconfigurable processor for problems of combinatorial computations
    Skliarova, I
    Ferrari, AB
    EUROMICRO SYMPOSIUM ON DIGITAL SYSTEMS DESIGN, PROCEEDINGS, 2001, : 112 - 119
  • [38] Design and Implementation of a Multiplierless Reconfigurable DFT/DCT Processor
    Ho, H.
    Szwarc, V.
    Kwasniewski, T.
    2009 JOINT IEEE NORTH-EAST WORKSHOP ON CIRCUITS AND SYSTEMS AND TAISA CONFERENCE, 2009, : 384 - +
  • [39] Intelligent Reconfigurable Instruction Set Processor (IRISP) design
    Aziz-Ur-Rehaman
    Syed, Aqeel A.
    Iqbal, M. Aqeel
    INMIC 2007: PROCEEDINGS OF THE 11TH IEEE INTERNATIONAL MULTITOPIC CONFERENCE, 2007, : 116 - 121
  • [40] Hardware/software design space exploration for a reconfigurable processor
    La Rosa, A
    Lavagno, L
    Passerone, C
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 570 - 575
12345