Design of a reconfigurable processor for NIST prime field ECC

被引：0
|
作者：
Ananyi, Kendall [1 ]
Rakhmatov, Daler [1 ]
机构：
[1] Univ Victoria, ECE Dept, Victoria, BC V8W 2Y2, Canada
来源：
FCCM 2006: 14TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS | 2006年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper describes a reconfigurable processor that provides support for basic elliptic curve cryptographic (ECC) operations over GF(p), such as modular addition, subtraction, multiplication, and inversion. The proposed processor can be configured for any of the five NIST primes with sizes ranging from 192 to 521 bits.
引用
收藏
页码：333 / +
页数：2
相关论文
共 50 条
  • [41] Research on Fast Scalable Implementation of Elliptic Curve Cryptosystem on NIST Prime Field
    Shen, Guicheng
    Liu, Bingwu
    2011 7TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING (WICOM), 2011,
  • [42] Prime Field ECDSA Signature Processing for Reconfigurable Embedded Systems
    Glas, Benjamin
    Sander, Oliver
    Stuckert, Vitali
    Mueller-Glaser, Klaus D.
    Becker, Juergen
    INTERNATIONAL JOURNAL OF RECONFIGURABLE COMPUTING, 2011, 2011
  • [43] High-performance ECC processor architecture design for IoT security applications
    Thirumalesu Kudithi
    R. Sakthivel
    The Journal of Supercomputing, 2019, 75 : 447 - 474
  • [44] High-performance ECC processor architecture design for IoT security applications
    Kudithi, Thirumalesu
    Sakthivel, R.
    JOURNAL OF SUPERCOMPUTING, 2019, 75 (01): : 447 - 474
  • [45] Design and Implementation of High-speed Configurable ECC Co-processor
    He, Ze
    Chen, Xiaowen
    2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 734 - 737
  • [46] ASIC design of low-power reconfigurable FFT processor
    Liu, Guihua
    Feng, Quanyuan
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 44 - 47
  • [47] Two-pass Assembler Design for a Reconfigurable RISC Processor
    Salim, Sani Irwan Md
    Sulaiman, Hamzah Asyrani
    Jamaluddin, Rahimah
    Salahuddin, Lizawati
    Zainudin, Muhammad Noorazlan Shah
    Salim, Ahmad Jamal
    2013 IEEE CONFERENCE ON OPEN SYSTEMS (ICOS), 2013, : 77 - 82
  • [48] Performance advantage of reconfigurable cache design on multicore processor systems
    Tao, Jie
    Kunze, Marcel
    Nowak, Fabian
    Buchty, Rainer
    Karl, Wolfgang
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2008, 36 (03) : 347 - 360
  • [49] Reconfigurable Grid Alu Processor: Optimization and Design Space Exploration
    Shehan, Basher
    Jahr, Ralf
    Uhrig, Sascha
    Ungerer, Theo
    13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, 2010, : 71 - 79
  • [50] Performance Advantage of Reconfigurable Cache Design on Multicore Processor Systems
    Jie Tao
    Marcel Kunze
    Fabian Nowak
    Rainer Buchty
    Wolfgang Karl
    International Journal of Parallel Programming, 2008, 36 : 347 - 360
12345