Design of a reconfigurable processor for NIST prime field ECC

被引：0
|
作者：
Ananyi, Kendall [1 ]
Rakhmatov, Daler [1 ]
机构：
[1] Univ Victoria, ECE Dept, Victoria, BC V8W 2Y2, Canada
来源：
FCCM 2006: 14TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS | 2006年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper describes a reconfigurable processor that provides support for basic elliptic curve cryptographic (ECC) operations over GF(p), such as modular addition, subtraction, multiplication, and inversion. The proposed processor can be configured for any of the five NIST primes with sizes ranging from 192 to 521 bits.
引用
收藏
页码：333 / +
页数：2
相关论文
共 50 条
  • [21] High-performance elliptic curve cryptography processor over NIST prime fields
    Hossain, Md Selim
    Kong, Yinan
    Saeedi, Ehsan
    Vayalil, Niras C.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2017, 11 (01): : 33 - 42
  • [22] Low-Power Low-Energy Prime-Field ECC Processor Based on Montgomery Modular Inverse Algorithm
    Ahmadi, Hamid Reza
    Afzali-Kusha, Ali
    PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, 2009, : 817 - 822
  • [23] The Design and Implementation of Reconfigurable Quaternary Logic Processor
    Wang, Hongjian
    Wu, Youdong
    Ouyang, Shan
    Chen, Xunlei
    Shen, Yunfu
    Jin, Yi
    PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES, PDCAT 2021, 2022, 13148 : 142 - 149
  • [24] Design of reconfigurable array processor for multimedia application
    Zhu Yun
    Lin Jiang
    Shuai Wang
    Xingjie Huang
    Hui Song
    Xueting Li
    Multimedia Tools and Applications, 2018, 77 : 3639 - 3657
  • [25] Design of reconfigurable array processor for multimedia application
    Yun, Zhu
    Jiang, Lin
    Wang, Shuai
    Huang, Xingjie
    Song, Hui
    Li, Xueting
    MULTIMEDIA TOOLS AND APPLICATIONS, 2018, 77 (03) : 3639 - 3657
  • [26] Design and analysis of a dynamically reconfigurable network processor
    Troxel, IA
    George, AD
    Oral, S
    LCN 2002: 27TH ANNUAL IEEE CONFERENCE ON LOCAL COMPUTER NETWORKS, PROCEEDINGS, 2002, : 483 - 492
  • [27] Design and Implementation of the MorphoSys Reconfigurable Computing Processor
    Ming-Hau Lee
    Hartej Singh
    Guangming Lu
    Nader Bagherzadeh
    Fadi J. Kurdahi
    Eliseu M.C. Filho
    Vladimir Castro Alves
    Journal of VLSI signal processing systems for signal, image and video technology, 2000, 24 : 147 - 164
  • [28] Design of reconfigurable processor based on the loop mapping
    Tsinghua National Laboratory for Information Science and Technology, Beijing 100084, China
    不详
    Beijing Youdian Daxue Xuebao, 2009, 4 (10-14):
  • [29] Design and implementation of the MorphoSys reconfigurable computing processor
    Lee, MH
    Singh, H
    Lu, GM
    Bagherzadeh, N
    Kurdahi, FJ
    Eliseu, MC
    Alves, VC
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2000, 24 (2-3): : 147 - 164
  • [30] Design and implementation of the MorphoSys reconfigurable computing processor
    Lee, Ming-Hau
    Singh, Hartej
    Lu, Guangming
    Bagherzadeh, Nader
    Kurdahi, Fadi J.
    Filho, Eliseu M.C.
    Alves, Vladimir Castro
    Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, 2000, 24 (02): : 147 - 164
12345