Effects of underfill delamination and chip size on the reliability of solder bumped flip chip on board

被引:0
|
作者
Lau, JH [1 ]
Lee, SWR [1 ]
Ouyang, C [1 ]
机构
[1] Express Packaging Syst Inc, Palo Alto, CA 94303 USA
关键词
imperfect underfill; flip chip; delamination; fracture mechanics; reliability;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The reliability of solder bumped flip chip on printed circuit board (PCB) with a perfect underfill encapsulant has been demonstrated by many researchers. In this study, the effects of delamination crack between the underfill encapsulant and the solder mask on the reliability of solder bumped flip chip on PCB are investigated by a fracture mechanic method. Emphasis is placed on the effects of chip size on the solder joint reliability of flip chip on PCB with perfect and imperfect underfills and without underfill. The energy release rates at the crack tip between the underfill and the solder mask and the inelastic temperature-dependent stress and strains at the corner solder joint for all the cases considered are provided for a better understanding of the thermal-mechanical behavior of the perfect and imperfect underfilled flip chip assemblies.
引用
收藏
页码:592 / 598
页数:7
相关论文
共 50 条
  • [41] Flip-chip package solder-underfill reliability using finite element analysis
    Lim, Nino Rigo Emil G.
    Ubando, Aristotle T.
    Gonzaga, Jeremias A.
    RESULTS IN ENGINEERING, 2024, 24
  • [42] Thermomechanical Reliability of Nickel Pillar Interconnections Replacing Flip-Chip Solder Without Underfill
    Aggarwal, Ankur O.
    Raj, P. Markondeya
    Lee, Baik-Woo
    Yim, Myung Jin
    Iyer, Mahadevan
    Wong, C. P.
    Tummala, Rao R.
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2008, 31 (04): : 341 - 354
  • [43] Parametric finite element analysis of solder joint reliability of flip chip on board
    Goh, Teck Joo
    Proceedings of the Electronic Packaging Technology Conference, EPTC, 1998, : 57 - 62
  • [44] Parametric finite element analysis of solder joint reliability of flip chip on board
    Goh, TJ
    2ND ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS, 1998, : 57 - 62
  • [45] Impact of solder pad size on solder joint reliability in flip chip PBGA packages
    Mercado, L
    Sarihan, V
    Guo, YF
    Mawer, A
    49TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1999 PROCEEDINGS, 1999, : 255 - 259
  • [46] Impact of solder pad size on solder joint reliability in flip chip PBGA packages
    Mercado, Lei
    Sarihan, Vijay
    Guo, Yifan
    Mawer, Andrew
    Proceedings - Electronic Components and Technology Conference, 1999, : 255 - 259
  • [47] Impact of solder pad size on solder joint reliability in flip chip PBGA packages
    Mercado, LL
    Sarihan, V
    Guo, YF
    Mawer, A
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2000, 23 (03): : 415 - 420
  • [48] Study of Underfill-to-Soldermask Delamination in Flip-chip Packages
    Oh, Z. Y.
    Newman, R.
    Ong, M. C.
    Foo, F. J.
    2012 19TH IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2012,
  • [49] Research of underfill delamination in flip chip by the J-integral method
    Xu, BL
    Cai, X
    Huang, WD
    Cheng, ZN
    JOURNAL OF ELECTRONIC PACKAGING, 2004, 126 (01) : 94 - 99
  • [50] Flip chip and BGA solder joint reliability
    Ye, Hua
    Basaran, Cemal
    Hopkins, Doug
    Liu, Heng
    Cartwright, Alexander
    Advanced Packaging, 2003, 12 (05): : 17 - 19