Parametric finite element analysis of solder joint reliability of flip chip on board

被引:6
|
作者
Goh, TJ [1 ]
机构
[1] Intel Technol Sdn Bhd, Assembly Technol Dev Malaysia, Penang 11900, Malaysia
关键词
D O I
10.1109/EPTC.1998.755979
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Numerous studies have indicated that by encapsulating the solder joint with underfill material, the reliability of flip chip on board (FCOB) assemblies can be effectively enhanced. Typical manufacturing process for FCOB assembly with underfill, however, involves long throughput time and additional equipment sets which are undesirable for high volume manufacturing environments. Hence, design/process simplification if not total elimination of underfill from the conventional FCOB assemblies that can directly result in productivity gain should be considered. A comprehensive parametric finite element analysis has been conducted to assess the feasibility of FCOB structures with partial underfill (i.e. only the peripheral joints are encapsulated with underfill material.) The effects of some critical design parameters such as die size, joint height, joint diameter, joint pitch, printed circuit board (PCB) thickness and material properties of underfill on the solder joint reliability of FCOB structure were investigated in this study. Two-dimensional nonlinear plane strain finite element models of FCOB package are employed. Moire and IR Fizeau interferometry technique are used to measure the thermal deformation of the FCOB for model validation. Elasto-plastic deformation behaviors of solder were simulated under thermal cyclic loading from -55 degrees C to 125 degrees C. Maximum effective elastic and plastic strains of the solder joint were calculated and used as the indicator for determining the solder joint reliability of the structures.
引用
收藏
页码:57 / 62
页数:6
相关论文
共 50 条
  • [1] Vibration reliability test and finite element analysis for flip chip solder joints
    Che, F. X.
    Pang, John H. L.
    [J]. MICROELECTRONICS RELIABILITY, 2009, 49 (07) : 754 - 760
  • [2] Flip chip and BGA solder joint reliability
    Ye, Hua
    Basaran, Cemal
    Hopkins, Doug
    Liu, Heng
    Cartwright, Alexander
    [J]. Advanced Packaging, 2003, 12 (05): : 17 - 19
  • [3] Finite element analysis of solder joint reliability of 3D packaging chip
    Sun, Lei
    Zhang, Yi
    Chen, Minghe
    Zhang, Liang
    Miao, Naiming
    [J]. Hanjie Xuebao/Transactions of the China Welding Institution, 2021, 42 (01): : 49 - 53
  • [4] Thermal cycling analysis of flip-chip solder joint reliability
    Pang, JHL
    Chong, DYR
    Low, TH
    [J]. IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2001, 24 (04): : 705 - 712
  • [5] Reliability analysis of lead-free flip chip solder joint
    Wang, Dong
    Ma, Xiaosong
    Guo, Dan
    [J]. ICEPT: 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING TECHNOLOGY, PROCEEDINGS, 2007, : 787 - 791
  • [6] Board level solder joint reliability analysis of stacked die mixed flip-chip and wirebond BGA
    Tee, Tong Yan
    Ng, Hun Shen
    Zhong, Zhaowei
    [J]. MICROELECTRONICS RELIABILITY, 2006, 46 (12) : 2131 - 2138
  • [7] Flip chip solder joint reliability under harsh environment
    Cheng, B
    Wang, L
    Zhang, Q
    Gao, X
    Xie, XM
    Kempe, W
    [J]. SOLDERING & SURFACE MOUNT TECHNOLOGY, 2003, 15 (03) : 15 - 20
  • [8] Effect of Temperature Cycling on Reliability of Flip Chip Solder Joint
    Jiang, Xueming
    Lin, Pengrong
    Song, Yuezhong
    Huang, Yingzhuo
    Lian, Binhao
    Yao, Quanbin
    [J]. 2014 15TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2014, : 989 - 991
  • [9] Optimisation modelling for flip-chip solder joint reliability
    Stoyanov, S
    Bailey, C
    Cross, M
    [J]. SOLDERING & SURFACE MOUNT TECHNOLOGY, 2002, 14 (01) : 49 - 58
  • [10] EGA, flip-chip and CSP solder joint reliability
    Clech, JP
    [J]. MICRO MATERIALS, PROCEEDINGS, 2000, : 153 - 158