Effects of underfill delamination and chip size on the reliability of solder bumped flip chip on board

被引:0
|
作者
Lau, JH [1 ]
Lee, SWR [1 ]
Ouyang, C [1 ]
机构
[1] Express Packaging Syst Inc, Palo Alto, CA 94303 USA
关键词
imperfect underfill; flip chip; delamination; fracture mechanics; reliability;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The reliability of solder bumped flip chip on printed circuit board (PCB) with a perfect underfill encapsulant has been demonstrated by many researchers. In this study, the effects of delamination crack between the underfill encapsulant and the solder mask on the reliability of solder bumped flip chip on PCB are investigated by a fracture mechanic method. Emphasis is placed on the effects of chip size on the solder joint reliability of flip chip on PCB with perfect and imperfect underfills and without underfill. The energy release rates at the crack tip between the underfill and the solder mask and the inelastic temperature-dependent stress and strains at the corner solder joint for all the cases considered are provided for a better understanding of the thermal-mechanical behavior of the perfect and imperfect underfilled flip chip assemblies.
引用
收藏
页码:592 / 598
页数:7
相关论文
共 50 条
  • [21] Interactions Between Flip Chip Underfill and Solder Alloy
    Blass, D.
    Borgesen, P.
    JOURNAL OF ELECTRONIC PACKAGING, 2010, 132 (03)
  • [22] Materials to integrate the solder reflow and underfill encapsulation processes for flip chip on board assembly
    Gamota, Daniel
    Melton, Cindy
    IEEE transactions on components, packaging and manufacturing technology. Part C. Manufacturing, 1998, 21 (01): : 57 - 65
  • [23] Interfacial delamination analysis at chip/underfill interface and investigation of its effect on flip-chip's reliability
    Gao, Xiang
    Wang, Fei
    Liu, Sheng
    2013 14TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2013, : 954 - 958
  • [24] Development of no-flow underfill materials for lead-free solder bumped flip-chip applications
    Zhang, ZQ
    Shi, SH
    Wong, CP
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2001, 24 (01): : 59 - 66
  • [25] Development of no-flow underfill materials for lead-free solder bumped flip-chip applications
    Zhang, ZQ
    Shi, SH
    Wong, CP
    INTERNATIONAL SYMPOSIUM ON ADVANCED PACKAGING MATERIALS: PROCESSES, PROPERTIES AND INTERFACES, PROCEEDINGS, 2000, : 278 - 284
  • [26] Influence of different modeling approaches for solder and underfill on the reliability assessment of flip chip assemblies
    Feustel, F
    Wiese, S
    Meusel, E
    MICRO MATERIALS, PROCEEDINGS, 2000, : 1158 - 1160
  • [27] A fracture mechanics analysis of underfill delamination in flip chip packages
    Mahalingam, Saketh
    Tonapi, Sandeep
    Sitaraman, Suresh K.
    Advances in Electronic Packaging 2005, Pts A-C, 2005, : 1341 - 1346
  • [28] Mechanical fatigue test method for chip/underfill delamination in flip-chip packages
    Hirohata, K
    Kawamura, N
    Mukai, M
    Kawakami, T
    Aoki, H
    Takahashi, K
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2002, 25 (03): : 217 - 222
  • [29] Reliability of flip chip and chip size packages
    Reichl, H
    Schubert, A
    Töpper, M
    MICROELECTRONICS RELIABILITY, 2000, 40 (8-10) : 1243 - 1254
  • [30] Analysis of underfill encapsulation curing deformations on Flip Chip On Board (FCOB) package reliability
    Sch. of Mech. and Prod. Engineering, Nanyang Technological University, Singapore 639798, Singapore
    不详
    J Electron Manuf, 3 (181-191):