Reliability of flip chip and chip size packages

被引:40
|
作者
Reichl, H [1 ]
Schubert, A [1 ]
Töpper, M [1 ]
机构
[1] Fraunhofer Inst Reliab & Microintegrat, D-13355 Berlin, Germany
关键词
D O I
10.1016/S0026-2714(00)00119-0
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Reliability and functionality of microelectronics products utilizing advanced packaging approaches, i.e. flip chip interconnection technology, chip scale or wafer level packaging, largely depend on their mechanical and thermal constitution. Thermo-mechanical aspects of component and system reliability become more and more important with growing miniaturization as the local physical parameters and field quantities show an increase in sensitivity due to inhomogeneities in local;stresses, strains and temperature fields. Since there is usually a lack of information about the local material parameters, a pure field simulation cannot, as a rule, solve the problem. The state of the art of electronic packaging design more and more requires direct "coupling" between simulation tools (including e.g. FE modeling) and advanced physical experiments. (C) 2000 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码:1243 / 1254
页数:12
相关论文
共 50 条
  • [1] Reliability of Sintered and Soldered High Power Chip Size Packages and Flip Chip LEDs
    Hanss, Alexander
    Schmid, Maximilian
    Bhogaraju, Sri Krishna
    Conti, Fosca
    Elger, Gordon
    [J]. 2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 2080 - 2088
  • [2] Process Development and Reliability of Sintered High Power Chip Size Packages and Flip Chip LEDs
    Hanss, Alexander
    Schmid, Maximilian
    Bhogaraju, Sri Krishna
    Conti, Fosca
    Elger, Gordon
    [J]. 2018 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING AND IMAPS ALL ASIA CONFERENCE (ICEP-IAAC), 2018, : 479 - 484
  • [3] Reliability issues for flip-chip packages
    Ho, PS
    Wang, GT
    Ding, M
    Zhao, JH
    Dai, X
    [J]. MICROELECTRONICS RELIABILITY, 2004, 44 (05) : 719 - 737
  • [4] Reliability modeling of lidded flip chip packages
    Zhai, Charlie J.
    Too, Seah S.
    Master, Raj N.
    [J]. 57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 1091 - +
  • [5] Assembly and reliability of "large die" flip-chip chip scale packages
    Gaffney, K
    Erich, R
    [J]. 2001 HD INTERNATIONAL CONFERENCE ON HIGH-DENSITY INTERCONNECT AND SYSTEMS PACKAGING, PROCEEDINGS, 2001, 4428 : 137 - 142
  • [6] Impact of solder pad size on solder joint reliability in flip chip PBGA packages
    Mercado, L
    Sarihan, V
    Guo, YF
    Mawer, A
    [J]. 49TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1999 PROCEEDINGS, 1999, : 255 - 259
  • [7] CPI Reliability Challenges of Large Flip Chip Packages and Effects of Kerf Size and Substrate
    Wu, Zhuo-Jie
    Nayini, Manish
    Carey, Charles
    Donovan, Samantha
    Questad, David
    Blackshear, Edmund
    [J]. 2019 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2019,
  • [8] Impact of solder pad size on solder joint reliability in flip chip PBGA packages
    Mercado, LL
    Sarihan, V
    Guo, YF
    Mawer, A
    [J]. IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2000, 23 (03): : 415 - 420
  • [9] Reliability of Fine-Pitch Flip-Chip Packages
    Banijamali, Bahareh
    Mohammed, Ilyas
    Savalia, Piyush
    [J]. 2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 293 - 300
  • [10] Bumpless flip chip packages
    Lin, CWC
    Chiang, SCL
    Yang, TKA
    [J]. PROCEEDINGS OF THE 4TH INTERNATIONAL SYMPOSIUM ON ELECTRONIC MATERIALS AND PACKAGING, 2002, : 173 - 177