Jitter tolerance calibration for high-speed serial interfaces

被引：1
|
作者：
Tsimpos, A. [1 ]
Demartinos, A. C. [1 ]
Vlassis, S. [1 ]
Souliotis, G. [2 ]
机构：
[1] Univ Patras, Dept Phys, Elect Lab, Patras 26504, Greece
[2] Technol Educ Inst Western Greece, Dept Elect Engn, Patras 26334, Greece
来源：
INTEGRATION-THE VLSI JOURNAL | 2017年 / 57卷
关键词：
High-speed serial interfaces; Jitter tolerance simulation; verilog-AMS; M-PHY standard; CLOCK;
D O I：
10.1016/j.vlsi.2016.12.008
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A jitter tolerance calibration test bench suitable for high speed serial interfaces (HSSI) using verilog-AMS is proposed in this paper. The jitter tolerance simulation environment can be easily parameterized in order to be compliant to any HSSI standard specification. As an example, the proposed solution is applied for the jitter tolerance simulation and characterization of the most updated M-PHY ver.3 HSSI standard for mobile applications. A comprehensive method for the calculation of the jitter noise frequency ingredients and the calibration of jitter noise sources is also proposed resulting a jitter tolerance mask compliant with the M-PHY ver.3 specifications. Using the proposed implementation the transistor level and behavioral modules co-simulation time could be significantly minimized.
引用
收藏
页码：101 / 107
页数：7
相关论文
共 50 条
  • [1] Accelerating Jitter Tolerance Qualification for High Speed Serial Interfaces
    Fan, Yongquan
    Zilic, Zeljko
    [J]. ISQED 2009: PROCEEDINGS 10TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, VOLS 1 AND 2, 2009, : 360 - 365
  • [2] Efficient Statistical Simulation of Intersymbol Interference and Jitter in High-Speed Serial Interfaces
    Cristofoli, Andrea
    Palestri, Pierpaolo
    Da Dalt, Nicola
    Selmi, Luca
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2014, 4 (03): : 480 - 489
  • [3] Jitter measurements of high-speed serial links
    Kossel, MA
    Schmatz, ML
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 2004, 21 (06): : 536 - 543
  • [4] Jitter in high-speed serial and parallel links
    Hanumolu, PK
    Casper, B
    Mooney, R
    Wei, GY
    Moon, UK
    [J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 4, PROCEEDINGS, 2004, : 425 - 428
  • [5] A Time-Domain Simulation Framework for the Modeling of Jitter in High-Speed Serial Interfaces
    Cortiula, Alessio
    Menin, Davide
    Bandiziol, Andrea
    Grollitsch, Werner
    Nonis, Roberto
    Palestri, Pierpaolo
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2023, 70 (02) : 940 - 951
  • [6] Fast Jitter Tolerance Testing for High-Speed Serial Links in Post-Silicon Validation
    Viveros-Wacher, Andres
    Baca-Baylon, Ricardo
    Rangel-Patino, Francisco E.
    Silva-Cortes, Johana L.
    Vega-Ochoa, Edgar A.
    Rayas-Sanchez, Jose E.
    [J]. IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2022, 64 (02) : 516 - 523
  • [7] Analysis of PLL clock jitter in high-speed serial links
    Hanumolu, PK
    Casper, B
    Mooney, R
    Wei, GY
    Moon, UK
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2003, 50 (11) : 879 - 886
  • [8] Jitter models and measurement methods for high-speed serial interconnects
    Kuo, A
    Farahmand, T
    Ou, N
    Tabatabaei, S
    Ivanov, A
    [J]. INTERNATIONAL TEST CONFERENCE 2004, PROCEEDINGS, 2004, : 1295 - 1302
  • [9] A Method for Fast Jitter Tolerance Analysis of High-Speed PLLs
    Erb, Stefan
    Pribyl, Wolfgang
    [J]. 2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 1107 - 1112
  • [10] STUDY OF JITTER GENERATORS FOR HIGH-SPEED I/O INTERFACE JITTER TOLERANCE TESTING
    Ozawa, Yuki
    Arafune, Takuya
    Tsukiji, Nobukazu
    Kobayashi, Haruo
    Shiota, Ryoji
    [J]. 2017 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ISPACS 2017), 2017, : 468 - 473
12345