Prediction of Channel Thermal Noise in Twin Silicon Nanowire MOSFET (TSNWFET)

被引:0
|
作者
Lee, Jaehong [1 ]
Jeon, Jongwook [1 ]
Kim, Junsoo [1 ]
Park, Byung-Gook [1 ]
Lee, Jong Duk [1 ]
Shin, Hyungcheol [1 ]
机构
[1] Seoul Natl Univ, Nano Syst Inst, Interuniv Semicond Res Ctr ISRC, Sch Elect Engn, Seoul 151742, South Korea
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this work, channel thermal noise in the twin silicon nanowire MOSFET (TSNWFET) is predicted using analytic thermal noise model taking into account short channel effects. TSNWFET used in this work has 40 nm gate length, 5 nm radius of silicon wire, and the 3.5 nm of gate oxide. Predicted thermal noise is compared with that of the planar MOSFET using various processes.
引用
收藏
页码:61 / 63
页数:3
相关论文
共 50 条
  • [1] High performance Twin Silicon nanowire MOSFET(TSNWFET) on bulk Si wafer
    Suk, Sung Dae
    Yeo, Kyoung Hwan
    Cho, Kenn Hwi
    Li, Ming
    Yeoh, Yun Young
    Lee, Sung-Young
    Kim, Sung Min
    Yoon, Eun Jung
    Kim, Min Sang
    Oh, Chang Woo
    Kim, Sung Hwan
    Kim, Dong-Won
    Park, Donggun
    IEEE NMDC 2006: IEEE NANOTECHNOLOGY MATERIALS AND DEVICES CONFERENCE 2006, PROCEEDINGS, 2006, : 212 - 213
  • [2] High-performance twin silicon nanowire MOSFET (TSNWFET) on bulk Si wafer
    Suk, Sung Dae
    Yeo, Kyoung Hwan
    Cho, Keun Hwi
    Li, Ming
    Yeoh, Yuri Young
    Lee, Sung-Young
    Kim, Sung Min
    Yoon, Eun Jung
    Kim, Min Sang
    Oh, Chang Woo
    Kim, Sung Hwan
    Kim, Dong-Won
    Park, Donggun
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2008, 7 (02) : 181 - 184
  • [3] High performance 5nm radius twin silicon nanowire MOSFET(TSNWFET) : Fabrication on bulk Si wafer, characteristics, and reliability
    Suk, SD
    Lee, SY
    Kim, SM
    Yoon, EJ
    Kim, MS
    Li, M
    Oh, CW
    Yeo, KH
    Kim, SH
    Shin, DS
    Lee, KH
    Park, HS
    Han, JN
    Park, CJ
    Park, JB
    Kim, DW
    Park, D
    Ryu, B
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST, 2005, : 735 - 738
  • [4] Twin Silicon Nanowire FET (TSNWFET) On SOI With 8 nm Silicon Nanowires and 25 nm Surrounding TiN Gate
    Kim, Dong-Won
    Li, Ming
    Yeo, Kyoung Hwan
    Yeoh, Yun Young
    Suk, Sung Dae
    Cho, Kenn Hwi
    Oh, Kyungseok
    Lee, Won-Seong
    2008 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2008, : 117 - 118
  • [5] <bold>Gate-All-Around (GAA) Twin Silicon Nanowire MOSFET (TSNWFET) with 15 nm Length Gate and 4 nm Radius Nanowires</bold>
    Yeo, Kyoung Hwan
    Suk, Sung Dae
    Li, Ming
    Yeoh, Yun-Young
    Cho, Keun Hwi
    Hong, Ki-Ha
    Yun, SeongKyu
    Lee, Mong Sup
    Cho, Nammyun
    Lee, Kwanheum
    Hwang, Duhyun
    Park, Bokkyoung
    Kim, Dong-Won
    Park, Donggun
    Ryu, Byung-Il
    2006 INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2006, : 286 - +
  • [6] THERMAL NOISE IN BURIED-CHANNEL MOSFET
    GOLDMINZ, L
    NEMIROVSKY, Y
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (10) : 2325 - 2332
  • [7] Thermal noise modeling for short-channel MOSFET's
    Han, K
    Lee, K
    Shin, H
    2003 IEEE INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2003, : 79 - 82
  • [8] Thermal noise modeling for short-channel MOSFET's
    Triantis, DP
    Birbas, AN
    Kondis, D
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (11) : 1950 - 1955
  • [9] Channel thermal noise of SOI MOSFET in high-frequency region
    Kapoor, N
    Haldar, S
    Gupta, M
    Gupta, RS
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2005, 20 (02) : 216 - 220
  • [10] Characterization of Functional Biointerface on Silicon Nanowire MOSFET
    Lin, Shu-Ping
    Liu, Mao-Chen
    Chi, Tien-Yin
    Kang, Yu-Shan
    2011 ANNUAL INTERNATIONAL CONFERENCE OF THE IEEE ENGINEERING IN MEDICINE AND BIOLOGY SOCIETY (EMBC), 2011, : 4766 - 4769