Prediction of Channel Thermal Noise in Twin Silicon Nanowire MOSFET (TSNWFET)

被引：0

作者：

Lee, Jaehong ^{[1
]}

Jeon, Jongwook ^{[1
]}

Kim, Junsoo ^{[1
]}

Park, Byung-Gook ^{[1
]}

Lee, Jong Duk ^{[1
]}

Shin, Hyungcheol ^{[1
]}

机构：

[1] Seoul Natl Univ, Nano Syst Inst, Interuniv Semicond Res Ctr ISRC, Sch Elect Engn, Seoul 151742, South Korea

来源：

2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4 | 2008年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this work, channel thermal noise in the twin silicon nanowire MOSFET (TSNWFET) is predicted using analytic thermal noise model taking into account short channel effects. TSNWFET used in this work has 40 nm gate length, 5 nm radius of silicon wire, and the 3.5 nm of gate oxide. Predicted thermal noise is compared with that of the planar MOSFET using various processes.

引用

页码：61 / 63

页数：3

共 50 条

[41] Channel size dependence of low-frequency noise in tri-gate silicon nanowire transistors
Saitoh, Masumi
Ota, Kensuke
Tanaka, Chika
Numata, Toshinori
JAPANESE JOURNAL OF APPLIED PHYSICS, 2015, 54 (04)
[42] Channel size dependence of low-frequency noise in tri-gate silicon nanowire transistors
Saitoh, Masumi
Ota, Kensuke
Tanaka, Chika
Numata, Toshinori
Japanese Journal of Applied Physics, 2015, 54 (04):
[43] Simulation of single channel length vertical silicon MOSFET
Ooi, P. K.
Ibrahim, K.
CURRENT ISSUES OF PHYSICS IN MALAYSIA, 2008, 1017 : 154 - +
[44] Physically Unclonable Function With a Rough Silicon Channel MOSFET
Jung, Dae-Han
Yu, Ji-Man
Ku, Ja-Yun
Yoon, Sung-Su
Kim, Jae-Hun
Han, Joon-Kyu
Kil, Tae-Hyun
Wang, Dong-Hyun
Yeon, Ju-Won
Choi, Yang-Kyu
Park, Jun-Young
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (01) : 425 - 430
[45] Prediction of Electromagnetic Interference Noise in SiC MOSFET Module
Bi, Chuang
Lu, Ruobing
Li, Hui
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (05) : 853 - 857
[46] Estimation of MOSFET Channel Noise and Noise Performance of CMOS LNAs at Cryogenic Temperatures
Chen, Xuesong
Elgabra, Hazem
Chen, Chih-Hung
Baugh, Jonathan
Wei, Lan
2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
[47] A low-thermal-budget in situ doped multilayer silicon epitaxy process for MOSFET channel engineering
Ban, I
Öztürk, MC
Misra, V
Wortman, JJ
Venables, D
Maher, DM
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1999, 146 (03) : 1189 - 1196
[48] Thermal contact resistance of a silicon nanowire on a substrate
Singh, Dhruv
Fisher, Timothy S.
Murthy, Jayathi Y.
IPACK 2007: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2007, VOL 2, 2007, : 1007 - 1017
[49] Thermal and Flicker Noise Modelling of a Double Gate MOSFET
Panda, S.
Kanjilal, M. Ray
ADVANCES IN POWER ELECTRONICS AND INSTRUMENTATION ENGINEERING, 2011, 148 : 43 - 49
[50] Lattice thermal conductivity in a hollow silicon nanowire
Huang, WQ
Chen, KQ
Shuai, Z
Wang, LL
Hu, WY
INTERNATIONAL JOURNAL OF MODERN PHYSICS B, 2005, 19 (06): : 1017 - 1027

← 1 2 3 4 5 →