共 50 条
- [2] ESD Protection Structure with Inductor-Triggered SCR for RF Applications in 65-nm CMOS Process 2012 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2012,
- [3] ESD Protection Design for Wideband RF Applications in 65-nm CMOS Process 2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 1480 - 1483
- [5] Design of ESD Protection Cell for Dual-Band RF Applications in a 65-nm CMOS Process 2012 34TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2012,
- [6] Power-Rail ESD Clamp Circuit with Embedded-Trigger SCR Device in a 65-nm CMOS Process 2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 250 - 253
- [8] Impact of Shielding Line on CDM ESD Robustness of Core Circuits in a 65-nm CMOS Process 2011 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2011,
- [9] Layout Styles to Improve CDM ESD Robustness of Integrated Circuits in 65-nm CMOS Process 2011 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2011, : 374 - 377
- [10] Compact and Low-Loss ESD Protection Design for V-Band RF Applications in a 65-nm CMOS Technology 2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 2127 - 2130