A 6.72-Gb/s, 8pJ/bit/iteration WPAN LDPC Decoder in 65nm CMOS

被引：0
|
作者：
Chen, Zhixiang [1 ]
Peng, Xiao [1 ]
Zhao, Xiongxin [1 ]
Okamura, Leona [1 ]
Zhou, Dajiang [1 ]
Goto, Satoshi [1 ]
机构：
[1] Waseda Univ, Grad Sch Informat Prod & Syst, Tokyo, Japan
来源：
2013 18TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC) | 2013年
基金：
日本学术振兴会;
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
An LDPC decoder in 65nm CMOS targeting WPAN (IEEE 802.15.3c) is presented with measurement results. A modified-PCM based message permutation strategy with compatible data flow is proposed to solve the network problem raised by high parallelism LDPC decoding. Compared to the state-of-art, decoder chip achieves 17.7%, 33.5% and 49% improvements in chip density, gate count and energy efficiency, respectively.
引用
收藏
页码：87 / 88
页数：2
相关论文
共 50 条
  • [1] A 6.72-Gb/s 8 pJ/bit/iteration IEEE 802.15.3c LDPC Decoder Chip
    Chen, Zhixiang
    Peng, Xiao
    Zhao, Xiongxin
    Okamura, Leona
    Zhou, Dajiang
    Goto, Satoshi
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2011, E94A (12) : 2587 - 2596
  • [2] A 5.83 pJ/bit/iteration High-Parallel Performance-Aware LDPC Decoder IP Core Design for WiMAX in 65 nm CMOS
    Zhao, Xiongxin
    Chen, Zhixiang
    Peng, Xiao
    Zhou, Dajiang
    Goto, Satoshi
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2013, E96A (12) : 2623 - 2632
  • [3] A 6.16Gb/s 4.7pJ/bit/iteration LDPC decoder for IEEE 802.11ad standard in 40nm LP-CMOS
    Motozuka, Hiroyuki
    Yosoku, Naoya
    Sakamoto, Takenori
    Tsukizawa, Takayuki
    Shirakata, Naganori
    Takinami, Koji
    2015 IEEE GLOBAL CONFERENCE ON SIGNAL AND INFORMATION PROCESSING (GLOBALSIP), 2015, : 1289 - 1292
  • [4] A 2.4pJ/bit, 6.37Gb/s SPC-enhanced BC-BCH Decoder in 65nm CMOS for NAND Flash Storage Systems
    Jung, Jaehwan
    Park, In-Cheol
    Lee, Youngjoo
    2018 23RD ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2018, : 329 - 330
  • [5] A 0.47-0.66 pJ/bit, 4.8-8 Gb/s I/O Transceiver in 65 nm CMOS
    Song, Young-Hoon
    Bai, Rui
    Hu, Kangmin
    Yang, Hae-Woong
    Chiang, Patrick Yin
    Palermo, Samuel
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (05) : 1276 - 1289
  • [6] A 20 Gb/s Limiting Amplifier in 65nm CMOS Technology
    He, Rui
    Xu, Jianfei
    Yan, Na
    Hao, Min
    2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
  • [7] A Sub-1pJ/bit Laser Power Independent 32Gb/s Silicon Photonic EAM Driver in 65nm CMOS
    Mishra, Shubham
    Saxena, Vishal
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [8] A 3-to-10Gb/s 5.75pJ/b Transceiver with Flexible Clocking in 65nm CMOS
    Nandwana, Romesh Kumar
    Saxena, Saurabh
    Elkholy, Ahmed
    Talegaonkar, Mrunmay
    Zhu, Junheng
    Choi, Woo-Seok
    Elmallah, Ahmed
    Hanumolu, Pavan Kumar
    2017 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2017, : 492 - 492
  • [9] A 2.74-pJ/bit, 17.7-Gb/s Iterative Concatenated-BCH Decoder in 65-nm CMOS for NAND Flash Memory
    Lee, Youngjoo
    Yoo, Hoyoung
    Jung, Jaehwan
    Jo, Jihyuck
    Park, In-Cheol
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (10) : 2531 - 2540
  • [10] 100Gb/s Ethernet Chipsets in 65nm CMOS Technology
    Jiang, Jhih-Yu
    Chiang, Ping-Chuan
    Hung, Hao-Wei
    Lin, Chen-Lun
    Yoon, Ty
    Lee, Jri
    2013 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2013, 56 : 120 - U908
12345