A 6.72-Gb/s, 8pJ/bit/iteration WPAN LDPC Decoder in 65nm CMOS

被引：0
|
作者：
Chen, Zhixiang [1 ]
Peng, Xiao [1 ]
Zhao, Xiongxin [1 ]
Okamura, Leona [1 ]
Zhou, Dajiang [1 ]
Goto, Satoshi [1 ]
机构：
[1] Waseda Univ, Grad Sch Informat Prod & Syst, Tokyo, Japan
来源：
2013 18TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC) | 2013年
基金：
日本学术振兴会;
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
An LDPC decoder in 65nm CMOS targeting WPAN (IEEE 802.15.3c) is presented with measurement results. A modified-PCM based message permutation strategy with compatible data flow is proposed to solve the network problem raised by high parallelism LDPC decoding. Compared to the state-of-art, decoder chip achieves 17.7%, 33.5% and 49% improvements in chip density, gate count and energy efficiency, respectively.
引用
收藏
页码：87 / 88
页数：2
相关论文
共 50 条
  • [31] A 32-to-48Gb/s Serializing Transmitter Using Multiphase Sampling in 65nm CMOS
    Hafez, Amr Amin
    Chen, Ming-Shuan
    Yang, Chih-Kong Ken
    2013 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2013, 56 : 38 - U1252
  • [32] A 6.4 Gb/s Source Synchronous Receiver Core with Variable Offset Equalizer in 65nm CMOS
    Yu, Kunzhi
    Zheng, Xuqiang
    Huang, Ke
    Xuan, Ma
    Wang, Ziqiang
    Zhang, Chun
    Wang, Zhihua
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [33] Design of 15 Gb/s inductorless limiting amplifier with RSSI and LOS indication in 65nm CMOS
    陈莹梅
    Xu Zhigang
    Wang Tao
    Zhang Li
    HighTechnologyLetters, 2014, 20 (01) : 92 - 96
  • [34] A 60Gb/s 173mW Receiver Frontend in 65nm CMOS Technology
    Han, Jaeduk
    Lu, Yue
    Sutardja, Nicholas
    Jung, Kwangmo
    Alon, Elad
    2015 SYMPOSIUM ON VLSI CIRCUITS (VLSI CIRCUITS), 2015,
  • [35] A 6-bit 5-GSample/s Nyquist A/D converter in 65nm CMOS
    Choi, Michael
    Lee, Jungeun
    Lee, Jungho
    Son, Hongrak
    2008 IEEE SYMPOSIUM ON VLSI CIRCUITS, 2008, : 13 - 14
  • [36] A 10-bit 50-MS/s Asynchronous SAR ADC in 65nm CMOS
    Zhao, Jiecheng
    Huang, Zhixiang
    Hou, Xueshi
    2022 IEEE 14TH INTERNATIONAL CONFERENCE ON ADVANCED INFOCOMM TECHNOLOGY (ICAIT 2022), 2022, : 225 - 229
  • [37] A 6-bit 5-GSample/s Nyquist A/D converter in 65nm CMOS
    Choi, Michael
    Lee, Jungeun
    Lee, Jungho
    Son, Hongrak
    2008 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2008, : 16 - 17
  • [38] An 821MHz 7.9Gb/s 7.3pJ/b/iteration Charge-Recovery LDPC Decoder
    Ou, Tai-Chuan
    Zhang, Zhengya
    Papaefthymiou, Marios C.
    2014 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2014, 57 : 462 - +
  • [39] A 0.06 mm2, 0.9 pJ/bit, 25 Gb/s Optical Receiver Front-end Module in 65 nm CMOS
    Takahashi, Yasuhiro
    Tominaga, Koji
    2024 13TH INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS, ICCCAS 2024, 2024, : 70 - 74
  • [40] An 8-bit 208 MS/s SAR ADC in 65 nm CMOS
    Zhu, Zhangming
    Wang, Qiyu
    Xiao, Yu
    Song, Xiaoli
    Yang, Yintang
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 76 (01) : 129 - 137
12345