A 6.72-Gb/s, 8pJ/bit/iteration WPAN LDPC Decoder in 65nm CMOS

被引：0
|
作者：
Chen, Zhixiang [1 ]
Peng, Xiao [1 ]
Zhao, Xiongxin [1 ]
Okamura, Leona [1 ]
Zhou, Dajiang [1 ]
Goto, Satoshi [1 ]
机构：
[1] Waseda Univ, Grad Sch Informat Prod & Syst, Tokyo, Japan
来源：
2013 18TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC) | 2013年
基金：
日本学术振兴会;
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
An LDPC decoder in 65nm CMOS targeting WPAN (IEEE 802.15.3c) is presented with measurement results. A modified-PCM based message permutation strategy with compatible data flow is proposed to solve the network problem raised by high parallelism LDPC decoding. Compared to the state-of-art, decoder chip achieves 17.7%, 33.5% and 49% improvements in chip density, gate count and energy efficiency, respectively.
引用
收藏
页码：87 / 88
页数：2
相关论文
共 50 条
  • [41] An 8-bit 208 MS/s SAR ADC in 65 nm CMOS
    Zhangming Zhu
    Qiyu Wang
    Yu Xiao
    Xiaoli Song
    Yintang Yang
    Analog Integrated Circuits and Signal Processing, 2013, 76 : 129 - 137
  • [42] A 15Gb/s AC-coupled VCSEL Driver with Waveform Shaping in 65nm CMOS
    Kozlov, Victor
    Carusone, Anthony Chan
    2015 IEEE COMPOUND SEMICONDUCTOR INTEGRATED CIRCUIT SYMPOSIUM (CSICS), 2015,
  • [43] Co-design of 40Gb/s Equalizers for Wireline Transceiver in 65nm CMOS Technology
    Wu, Linghan
    Wang, Ziqiang
    Zheng, Xuqiang
    Huang, Ke
    Zhang, Chun
    Wang, Zhihua
    2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2014,
  • [44] A 40-80 Gb/s PAM4 Wireline Transmitter in 65nm CMOS Technology
    Lv, Fangxu
    Zheng, Xuqiang
    Yuan, Shuai
    Wang, Ziqiang
    He, Yajun
    Zhang, Chun
    Wang, Zhihua
    Lv, Fangxu
    Wang, Jianye
    2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, : 539 - 542
  • [45] A low jitter clocking strategy for a 7.5-Gb/s SerDes array in 65nm CMOS technology
    Madeira, Paul
    LaCroix, Marc-Andre
    Hogeboom, John
    ESSCIRC 2007: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2007, : 532 - 535
  • [46] A 21-Gb/s, 0.96-pJ/bit Serial Receiver with Non-50% Duty-Cycle Clocking 1-Tap Decision Feedback Equalizer in 65nm CMOS
    You, Yang
    Chakraborty, Sudipto
    Wang, Rui
    Chen, Jinghong
    2015 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2015, : 249 - 252
  • [47] A 40 Gb/s PAM4 Silicon Microring Resonator Modulator Transmitter in 65nm CMOS
    Roshan-Zamir, Ashkan
    Wang, Binhao
    Telaprolu, Shashank
    Yu, Kunzhi
    Li, Cheng
    Seyedi, M. Ashkan
    Fiorentino, Marco
    Beausoleil, Raymond
    Palermo, Samuel
    2016 IEEE OPTICAL INTERCONNECTS CONFERENCE (OI), 2016, : 8 - 9
  • [48] A 200MS/s, 8-bit Time-based Analog to Digital Converter (TADC) in 65nm CMOS Technology
    Abdelkader, Mohamed
    Ali, Ahmed
    Abdelaziz, Ahmed
    Ismail, M. Wagih
    Refky, Mohamed
    Ismail, Yehea
    Mostafa, Hassan
    2016 FOURTH INTERNATIONAL JAPAN-EGYPT CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND COMPUTERS (JEC-ECC), 2016, : 25 - 28
  • [49] A 64Gb/s 2.29pJ/b PAM-4 VCSEL Transmitter With 3-Tap Asymmetric FFE in 65nm CMOS
    Hwang, Jeongho
    Choi, Hong-Seok
    Do, Hyungrok
    Jeong, Gyu-Seob
    Koh, Daehyun
    Park, Kwanseo
    Kim, Sungwoo
    Jeong, Deog-Kyoon
    2019 SYMPOSIUM ON VLSI CIRCUITS, 2019, : C268 - C269
  • [50] A 0.25pJ/b 0.7V 16Gb/s 3-Tap Decision-Feedback Equalizer in 65nm CMOS
    Bai, Rui
    Palermo, Samuel
    Chiang, Patrick Yin
    2014 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2014, 57 : 46 - +
12345