共 41 条
- [22] Growth and Fabrication of Carbon-Based Three-Dimensional Heterostructure in Through-Silicon Vias (TSVs) for 3D Interconnects 2017 IEEE 19TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2017,
- [23] Universal closed-form expression based on magnetic flux density for the inductance of Tapered Through-Silicon Vias (T-TSVs) MICROELECTRONICS JOURNAL, 2017, 63 : 20 - 26
- [24] Eye-Diagram Estimation Methods for Voltage-and Probability-Dependent PAM4 Signal on Stacked Through-Silicon Vias (TSVs) 2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 1724 - 1731
- [27] Electrical Modeling of Carbon Nanotube Based Through-Silicon Vias for Three-dimensional ICs 2016 PROGRESS IN ELECTROMAGNETICS RESEARCH SYMPOSIUM (PIERS), 2016, : 2594 - 2597
- [28] Fabrication and electrical characteristics of a novel interposer with polymer liner and silicon pillars with ultra-low-resistivity as through-silicon-vias (TSVs) for 2.5D/3D applications MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2015, 21 (10): : 2207 - 2214