共 36 条
- [2] Through-Silicon-Via Characterization and Modeling Using a Novel One-Port De-Embedding Technique IEICE TRANSACTIONS ON ELECTRONICS, 2013, E96C (10): : 1289 - 1293
- [4] A De-embedding Method for Extracting S-Parameters of Vertical Interconnect in Advanced Packaging 2011 IEEE 20TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2011, : 219 - 222
- [6] Modeling Optimization of Test Patterns Used in De-embedding Method for Through Silicon Via (TSV) Measurement in Silicon Interposer 2016 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC), 2016, : 412 - 417
- [8] Multiphysics Characterization of Large-Scale Through-Silicon-Via Structures 2015 31st International Review of Progress in Applied Computational Electromagnetics (ACES) Vol 31, 2015,
- [10] MEASUREMENT OF DIRECT CURRENT AND HIGH FREQUENCY ELECTRICAL CHARACTERISTICS FOR THROUGH-SILICON-VIA 2016 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2016,