Trench DRAM technologies for the 50nm node and beyond

被引：0

作者：

Mueller, W. ^{[1
]}

Aichmayr, G. ^{[1
]}

Goldbach, M. ^{[1
]}

Hecht, T. ^{[1
]}

Kudelka, S. ^{[1
]}

Lau, F. ^{[2
]}

Nuetzel, J. ^{[1
]}

Orth, A. ^{[1
]}

Schloesser, T. ^{[1
]}

Scholz, A. ^{[1
]}

Sieck, A. ^{[1
]}

Spitzer, A. ^{[2
]}

Strasser, M. ^{[2
]}

Wand, P. -F. ^{[1
]}

Wege, S. ^{[1
]}

Weis, R. ^{[1
]}

机构：

[1] Infineon Technol, D-01099 Dresden, Germany

[2] Infineon Technol, D-81609 Munich, Germany

来源：

2006 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS | 2006年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper reviews the DRAM technology challenges for overcoming the 50nm barrier. First the product requirements and barriers to shrink the DRAM cell beyond 50nm will be addressed. Then the technology solutions for DRAM cell capacitor, cell transistor, and support transistors will be presented. Key enablers are high aspect ratio cell capacitor structures, new capacitor materials, 3-dimensional cell transistor schemes and high performance LSTP support device technologies.

引用

页码：92 / +

页数：2

共 50 条

[1] A robust alternative for the DRAM capacitor of 50nm generation
Lee, KH
Chung, SJ
Kim, JY
Kim, KC
Lim, JS
Cho, K
Lee, J
Chung, JH
Lim, HJ
Choi, K
Han, S
Jang, S
Nam, BY
Yoo, CY
Kim, ST
Chung, UI
Moon, JT
Ryu, BI
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 841 - 844
[2] The application of CPL reticle technology for the 65 & 50nm node
Conley, W
van den Broeke, D
Socha, R
Wu, W
Litt, L
Lucas, K
Nelson-Thomas, C
Roman, B
Chen, F
Wampler, K
Laidig, T
Hsu, S
Schaefer, E
Cassel, S
Yu, L
Kasprowicz, B
Progler, C
Petersen, J
Gerold, D
Maslow, M
OPTICAL MICROLITHOGRAPHY XVI, PTS 1-3, 2003, 5040 : 392 - 398
[3] Investigation of the high temperature stability of TiN-Al2O3-TiN capacitors for sub 50nm deep trench DRAM
Boescke, T.
Kudelka, S.
Saenger, A.
Mueller, J.
Krautschneider, W.
ESSDERC 2006: PROCEEDINGS OF THE 36TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2006, : 391 - +
[4] Tetragonal phase stabilization by doping as an enabler of thermally stable HfO2 based MIM and MIS capacitors for sub 50nm deep trench DRAM
Boescke, T. S.
Govindarajan, S.
Fachmann, C.
Heitmann, J.
Avellan, A.
Schroeder, U.
Kudelka, S.
Kirsch, P. D.
Krug, C.
Hung, P. Y.
Song, S. C.
Ju, B. S.
Price, J.
Pant, G.
Gnade, B. E.
Krautschneider, W.
Lee, B. -H.
Jammy, R.
2006 INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2006, : 934 - +
[5] A novel cell arrangement enabling Trench DRAM scaling to 40nm and beyond
Heineck, L.
Graf, W.
Popp, M.
Savignac, D.
Moll, H. -P.
Tews, R.
Temmler, D.
Kar, G.
Schmid, J.
Rouhanian, M.
Uhlig, I.
Goldbach, M.
Landgraf, E.
Dreeskornfeld, L.
Drubba, M.
Lukas, S.
Weinmann, D.
Roesner, W.
Mueller, W.
2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 31 - +
[6] Using phase shifting to extend 248nm litho beyond the 50nm gate process
Fang, CY
Hung, KC
Huang, ZX
Hsu, SH
Huang, J
SOLID STATE TECHNOLOGY, 2002, 45 (11) : 39 - +
[7] Extending the DRAM and FLASH memory technologies to 10nm and beyond
Kim, Kinam
Chung, U-In
Park, Youngwoo
Lee, Jooyoung
Yeo, Jeongho
Kim, Dongchan
OPTICAL MICROLITHOGRAPHY XXV, PTS 1AND 2, 2012, 8326
[8] NAND-STRUCTURED TRENCH CAPACITOR CELL TECHNOLOGIES FOR 256 MB DRAM AND BEYOND
HAMAMOTO, T
ISHIBASHI, Y
AOKI, M
SAITOH, Y
YAMADA, T
IEICE TRANSACTIONS ON ELECTRONICS, 1995, E78C (07) : 789 - 796
[9] Challenges and solutions for trench lithography beyond 65nm node
Lu, Zhijian
Ho, Chi-Chien
Mason, Mark
Anderson, Andrew
Mckee, Randy
Jackson, Ricky
Zhu, Cynthia
Terry, Mark
DESIGN AND PROCESS INTEGRATION FOR MICROELECTRONIC MANUFACTURING IV, 2006, 6156
[10] A 58nm trench DRAM technology
Tran, T.
Weis, R.
Sieck, A.
Hecht, T.
Aichmayr, G.
Goldbach, M.
Wang, P. -F.
Thies, A.
Wedler, G.
Nuetzel, J.
Wu, D.
Eckl, C.
Duschl, R.
Kuo, T. -M.
Chiang, Y. -T.
Mueller, W.
2006 INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2006, : 322 - +

← 1 2 3 4 5 →