Trench DRAM technologies for the 50nm node and beyond

被引：0

作者：

Mueller, W. ^{[1
]}

Aichmayr, G. ^{[1
]}

Goldbach, M. ^{[1
]}

Hecht, T. ^{[1
]}

Kudelka, S. ^{[1
]}

Lau, F. ^{[2
]}

Nuetzel, J. ^{[1
]}

Orth, A. ^{[1
]}

Schloesser, T. ^{[1
]}

Scholz, A. ^{[1
]}

Sieck, A. ^{[1
]}

Spitzer, A. ^{[2
]}

Strasser, M. ^{[2
]}

Wand, P. -F. ^{[1
]}

Wege, S. ^{[1
]}

Weis, R. ^{[1
]}

机构：

[1] Infineon Technol, D-01099 Dresden, Germany

[2] Infineon Technol, D-81609 Munich, Germany

来源：

2006 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS | 2006年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper reviews the DRAM technology challenges for overcoming the 50nm barrier. First the product requirements and barriers to shrink the DRAM cell beyond 50nm will be addressed. Then the technology solutions for DRAM cell capacitor, cell transistor, and support transistors will be presented. Key enablers are high aspect ratio cell capacitor structures, new capacitor materials, 3-dimensional cell transistor schemes and high performance LSTP support device technologies.

引用

页码：92 / +

页数：2

共 50 条

[41] Thin dielectric reliability assessment for DRAM technology with deep trench storage node
Vollertsen, RP
MICROELECTRONICS RELIABILITY, 2003, 43 (06) : 865 - 878
[42] Era of double exposure in 70 nm node DRAM cell
Kim, SJ
Park, JS
Kim, TY
Kim, BS
Yeo, GS
Oh, SH
Woo, SG
Cho, HK
Moon, JT
Optical Microlithography XVIII, Pts 1-3, 2005, 5754 : 368 - 376
[43] Positive and negative tone double patterning lithography for 50nm flash memory
Lim, Chang-Moon
Kim, Seo-Min
Hwang, Young-Sun
Choi, Jae-Seung
Ban, Keun-Do
Cho, Sung-Yoon
Jung, Jin-Ki
Kang, Eung-Kil
Lim, Hee-Youl
Kim, Hyeong-Soo
Moon, Seung-Chan
OPTICAL MICROLITHOGRAPHY XIX, PTS 1-3, 2006, 6154 : U463 - U470
[44] Molecular ruler lithography processes and their application to sub 50nm MOS devices
Subramanian, Shyamala
Catchmark, Jeffrey
ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 2006, 231
[45] 50nm——新型图像传感器打破象素极限
传感器世界, 2015, (11) : 44 - 44
[46] Study of electrical characteristic for 50nm and 10nm SOI body thickness in MOSFET device
Aziz, M. N. I. A.
Salehuddin, F.
Zain, A. S. M.
Kaharuddin, K. E.
PROCEEDINGS OF MECHANICAL ENGINEERING RESEARCH DAY 2015, 2015, : 43 - 44
[47] STUDY OF ELECTRICAL CHARACTERISTIC FOR 50NM AND 10NM SOI BODY THICKNESS IN MOSFET DEVICE
Aziz, M. N. I. A.
Salehuddin, F.
Zain, A. S. M.
Kaharudin, K. E.
JURNAL TEKNOLOGI, 2015, 77 (21): : 109 - 115
[48] Integration of sub-melt laser annealing on metal gate CMOS devices for sub 50 nm node DRAM
Buh, Gyoung Ho
Yon, Guk-Hyon
Park, Tai-Su
Lee, Jin-Wook
Kini, Jihyun
Wang, Yun
Feng, Lucia
Wang, Xiaoru
Shin, Yu Gyun
Choi, Siyoung
Chung, U-In
Moon, Joo-Tae
Ryu, Byung-Il
2006 INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2006, : 614 - +
[49] Multi-Beam Inspection (MBI) for the 7nm Node and Beyond: Technologies and Applications
Ma, Eric
Chou, Kevin
Ebert, Martin
Liu, Xuedong
Ren, Weiming
Hu, Xuerang
Maassen, Martijn
Yin, Weihua
Chen, Aiden
Wang, Fei
Patterson, Oliver D.
METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXXIII, 2019, 10959
[50] Planar Fully-Depleted-Silicon-On-Insulator technologies: Toward the 28 nm node and beyond
Doris, B.
DeSalvo, B.
Cheng, K.
Morin, P.
Vinet, M.
SOLID-STATE ELECTRONICS, 2016, 117 : 37 - 59

← 1 2 3 4 5 →