Serial low power bus coding for VLSI

被引：3

作者：

Kuo, Chih-Hung ^{[1
]}

Wu, Wey-Bang ^{[1
]}

Wu, Yi-Jang ^{[1
]}

Lin, Jia-Hung ^{[1
]}

机构：

[1] Natl Cheng Kung Univ, Dept Elect Engn, 1 Univ Rd, Tainan 70101, Taiwan

来源：

2006 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1-4: VOL 1: SIGNAL PROCESSING | 2006年

关键词：

D O I：

10.1109/ICCCAS.2006.285171

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

In this paper, we present a serial coding method to reduce the bus transition activity and implement error control code to reduce bit error probability. We propose two kinds of coding method for data bus. The basic principle is to append extra information pattern to the back of the original data packet. Experimental results show that the proposed coding scheme can reduce total bus transitions by 12% on the average, compared to that of the uncoded patterns, without adding redundant bitlines on the bus.

引用

页码：2449 / 2453

页数：5

共 50 条

[31] Improved Bus-Shift Coding for Low-Power I/O
Alamgir, Mohammed
Basith, Iftekhar Ibne
Supon, Tareq
Rashidzadeh, Rashid
2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 2940 - 2943
[32] Decomposition of bus-invert coding for low-power I/O
Hong, S
Kim, T
Narayanan, U
Chung, KS
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2000, 10 (1-2) : 101 - 111
[33] Advanced low power system design techniques using the universal serial bus microcontroller
Hathaway, T
Verma, V
NORTHCON/96 - IEEE TECHNICAL APPLICATIONS CONFERENCE, CONFERENCE RECORD, 1996, : 270 - 274
[34] VLSI implementation of very low-power motion estimator for scaleable coding systems
Hsia, SC
3RD IEEE INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2003, : 167 - 170
[35] Data driven VLSI computation for low power DCT-based video coding
Fanucci, L
Saponara, S
ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 541 - 544
[36] An Improved Low-Power Coding for Serial Network-On-Chip Links
Velayudham, Sumitra
Rajagopal, Sivakumar
Ko, Seok-Bum
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2020, 39 (04) : 1896 - 1919
[37] An Improved Low-Power Coding for Serial Network-On-Chip Links
Sumitra Velayudham
Sivakumar Rajagopal
Seok-Bum Ko
Circuits, Systems, and Signal Processing, 2020, 39 : 1896 - 1919
[38] Low power VLSI compressors
Anandi, V.
Rangarajan, R.
Ramesh, M.
2013 INTERNATIONAL CONFERENCE ON GREEN COMPUTING, COMMUNICATION AND CONSERVATION OF ENERGY (ICGCE), 2013, : 231 - 236
[39] Bus-Invert Coding as a Low-Power Countermeasure Against Correlation Power Analysis Attack
Vosoughi, M. Ali
Wang, Longfei
Kose, Selcuk
2019 ACM/IEEE INTERNATIONAL WORKSHOP ON SYSTEM LEVEL INTERCONNECT PREDICTION (SLIP), 2019,
[40] Low power design in VLSI
Ma, Pengyong
Chen, Shuming
DCABES 2007 Proceedings, Vols I and II, 2007, : 1197 - 1199

← 1 2 3 4 5 →