An Improved Low-Power Coding for Serial Network-On-Chip Links

被引:7
|
作者
Velayudham, Sumitra [1 ]
Rajagopal, Sivakumar [2 ,3 ]
Ko, Seok-Bum [4 ]
机构
[1] RMK Engn Coll, Dept ECE, Chennai 601206, Tamil Nadu, India
[2] Vellore Inst Technol, SENSE, Dept Sensor & Biomed Technol, Vellore 632014, Tamil Nadu, India
[3] Agni Coll Technol, Tech Innovat, Chennai 600130, Tamil Nadu, India
[4] Univ Saskatchewan, Dept Elect & Comp Engn, Saskatoon, SK, Canada
关键词
Network-on-chip; Serial links; Transmission coding; Switching activity reduction; PERFORMANCE; CROSSTALK; SCHEME;
D O I
10.1007/s00034-019-01231-w
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In the fast nanosilicon revolution era, network-on-chip (NoC) architecture offers a significant research solution to on-chip multiprocessor-based real-time applications. As the number of cores increases, power consumption of the resources of NoC also increases. Links are the major power dissipator in NoC architecture owing to switching activity of data bits communicated through them. The performance of data communication links in NoC is strongly dependent on the factor of power dissipation. An efficient coding method is needed to reduce both coupling and self-switching activity of data bits of NoC links. In this work, an improved low-power encoding algorithm for serial links is proposed to reduce switching transition for any random data pattern making them more suited to real-time applications. The proposed encoding algorithm is coded, simulated and verified its area and power performance using Synopsys tools utilizing UMC 90 nm technology. Experimental results have shown that it provides on average 48.83% of switching activity reduction for any real-time applications.
引用
收藏
页码:1896 / 1919
页数:24
相关论文
共 50 条
  • [1] An Improved Low-Power Coding for Serial Network-On-Chip Links
    Sumitra Velayudham
    Sivakumar Rajagopal
    Seok-Bum Ko
    [J]. Circuits, Systems, and Signal Processing, 2020, 39 : 1896 - 1919
  • [2] Adaptive Low-Power Transmission Coding for Serial Links in Network-on-Chip
    Ren, Xianglong
    Gao, Deyuan
    Fan, Xiaoya
    An, Jianfeng
    [J]. 2012 INTERNATIONAL WORKSHOP ON INFORMATION AND ELECTRONICS ENGINEERING, 2012, 29 : 1618 - 1624
  • [3] Low-power and error coding for network-on-chip traffic
    Vitkovski, A
    Haukilahti, R
    Jantsch, A
    Nilsson, E
    [J]. 22ND NORCHIP CONFERENCE, PROCEEDINGS, 2004, : 20 - 23
  • [4] Low-power and error protection coding for network-on-chip traffic
    Vitkovski, A.
    Jantsch, A.
    Lauter, R.
    Haukilahti, R.
    Nilsson, E.
    [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2008, 2 (06): : 483 - 492
  • [5] QuT: A Low-Power Optical Network-on-Chip
    Hamedani, Parisa Khadem
    Jerger, Natalie Enright
    Hessabi, Shaahin
    [J]. 2014 EIGHTH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS), 2014, : 80 - 87
  • [6] ASYNCHRONOUS SWITCHING FOR LOW-POWER OCTAGON NETWORK-ON-CHIP
    El-Moursy, Magdy A.
    Shawkey, Heba A.
    [J]. 2010 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2010, : 256 - 259
  • [7] Tulip: Turn-Free Low-Power Network-on-Chip
    Gheibi-Fetrat, Atiyeh
    Akbarzadeh, Negar
    Hessabi, Shaahin
    Sarbazi-Azad, Hamid
    [J]. IEEE COMPUTER ARCHITECTURE LETTERS, 2024, 23 (01) : 5 - 8
  • [8] A low-power wireless-assisted multiple network-on-chip
    Baharloo, Mohammad
    Khonsari, Ahmad
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2018, 63 : 104 - 115
  • [9] A Low-Power Network-on-Chip Power-Gating Design with Bypass Mechanism
    Ouyang, Yiming
    Chen, Zhiyuan
    Xu, Dongyu
    Liang, Huaguo
    [J]. Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2024, 46 (08): : 3436 - 3444
  • [10] A Scalable and Low-Power FPGA-Aware Network-on-Chip Architecture
    Mazumdar, Somnath
    Scionti, Alberto
    Portero, Antoni
    Martinovic, Jan
    Terzo, Olivier
    [J]. COMPLEX, INTELLIGENT, AND SOFTWARE INTENSIVE SYSTEMS, CISIS-2017, 2018, 611 : 407 - 420